



## Fast CMOS Clock Driver/Buffer

### Features


- Extremely low output skew: 0.5ns
- Monitor output pin
- Clock busing with Hi-Z state control
- TTL input and CMOS output compatible
- Extremely low static power (1mW, typ.)
- Hysteresis on all inputs
- Device models available on request
- Industrial Operation at -40°C to +85°C
- Packaging (Pb-free & Green available):
  - 20-pin 209-mil wide SSOP (H)
  - 20-pin 300-mil wide SOIC (S)
  - 20-pin 150-mil wide QSOP (Q)

### Description


Pericom Semiconductor's PI49FCT805T and PI49FCT2805T are non-inverting clock drivers. Each clock driver consists of two banks of drivers, driving five outputs each from a standard TTL-compatible CMOS input.

The PI49FCT2805T features a 25-ohm on-chip resistor for lower noise.

### Block Diagram



### Pin Configuration



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C	Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Ambient Temperature with Power Applied	-40°C to +85°C	
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V	
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V	
DC Input Voltage	-0.5V to +7.0V	
DC Output Current	120mA	
Power Dissipation	0.5W	

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ± 5%)

Parameters	Description	Test Conditions(1)		Min.	Typ(2)	Max.	Units
Voh	Output HIGH Voltage	Vcc = Min., Vin = Vih or Vil	Ioh = -24.0mA	2.4	3.3		V
Vol	Output LOW Current	Vcc = Min., Vin = Vih or Vil	Iol = 64mA		0.3	0.55	V
			Iol = 12mA (25W)		0.3	0.50	V
Vih	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
Vil	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
Iih	Input HIGH Current	Vcc = Max.	Vin = Vcc			1	µA
Iil	Input LOW Current	Vcc = Max.	Vin = GND			-1	µA
Iozh	High Impedance	Vcc = Max.	Vout = Vcc			1	µA
Iozl	Output Current		Vout = GND			-1	µA
Ii	Input HIGH Current	Vcc = Max., Vin = Vcc (Max.)				20	µA
Vik	Clamp Diode Voltage	Vcc = Min., Iin = -18mA			-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max.(3), Vout = GND		-60	-120	-225	mA
Vh	Input Hysteresis	Vcc = 5 V			200		mV

## Capacitance

Parameters	Description	Test Conditions	Typ	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

## Power Supply Characteristics

Parameters	Description	Test Conditions	Min	Typ	Max.	Units
I <sub>cc</sub>	Quiescent Power Supply Current	V <sub>cc</sub> = Max. V <sub>in</sub> = GND or V <sub>cc</sub>		3	30	μA
D <sub>Icc</sub>	Supply Current per Input @ TTL HIGH	V <sub>cc</sub> = Max. V <sub>in</sub> = 3.4V(3)		0.5	2.0	mA
I <sub>ccd</sub>	Supply Current per Input per MHz(4)	V <sub>cc</sub> = Max., Outputs Open, OEa = OEb = GND, Per Output Toggling, 50% Duty Cycle		0.15	0.25	mA/MHz
I <sub>C</sub>	Total Power Supply Current	V <sub>cc</sub> = Max., Outputs Open f <sub>I</sub> = 10MHz 50% Duty Cycle OEA = OEB = GND		7.7	14.0 <sup>5</sup>	mA
				8.0	15.0 <sup>5</sup>	
		Five Outputs Toggling V <sub>cc</sub> = Max., Outputs Open f <sub>I</sub> = 10MHz 50% Duty Cycle OEA = OEB = GND		4.3	8.4 <sup>5</sup>	
				4.8	10.4 <sup>5</sup>	

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V<sub>cc</sub> = 5.0V, +25°C ambient.
3. Per TTL driven input (V<sub>in</sub> = 3.4V); all other inputs at V<sub>cc</sub> or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I<sub>cc</sub> formula. These limits are guaranteed but not tested.
6. I<sub>c</sub> = I<sub>quiescent</sub> + I<sub>inputs</sub> + I<sub>dynamic</sub>  
 $I_c = I_{cc} + D_{Icc} DhNt + I_{ccd} (f_{cp}/2 + f_i N_i)$   
 I<sub>cc</sub> = Quiescent Current  
 D<sub>Icc</sub> = Power Supply Current for a TTL High Input (V<sub>in</sub> = 3.4V)  
 Dh = Duty Cycle for TTL Inputs High  
 Nt = Number of TTL Inputs at Dh  
 I<sub>ccd</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>cp</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
 All currents are in milliamps and all frequencies are in megahertz.


## Switching Characteristics over Operating Range

Parameters	Description	Conditions <sup>(1)</sup>	805T/2805T		805AT/2805AT		805BT/2805BT		805CT/2805CT		Units
			Com.		Com		Com.		Com		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $IN_A$ to $OA_N$ , $IN_B$ to $OB_N$	CL = 50pF RL = 500Ω	1.5	6.5	1.5	5.8	1.5	5.0	1.5	4.5	ns
$t_{PZH}$ $t_{PZL}$	Output Enable Time $\overline{OE}_A$ to $\overline{OA}_N$ , $\overline{OE}_B$ to $\overline{OB}_N$		1.5	8.0	1.5	8.0	1.5	8.5	1.5	6.2	
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time <sup>(4)</sup> $\overline{OE}_A$ to $\overline{OA}_N$ , $\overline{OE}_B$ to $\overline{OB}_N$		1.5	7.0	1.5	7.0	1.5	6.0	1.5	5.0	
$t_{SKEW(o)}$ <sup>(3)</sup>	Skew twx two outputs of same package (same transition)		—	0.7	—	0.5	—	0.4	—	0.4	
$t_{SKEW(p)}$ <sup>(3)</sup>	Skew twx opposite transitions ( $t_{PHL}$ - $t_{PLH}$ ) of same output		—	1.0	—	0.7	—	0.5	—	0.5	
$t_{SKEW(t)}$ <sup>(3)</sup>	Skew twx two outputs of different package at same temperature (same transition)		—	1.5	—	1.0	—	1.0	—	1.0	

## Notes:

- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew measured at worse cast temperature (max. temp).
- This parameter is guaranteed but not production tested.

## Tests Circuits For All Outputs(1)





## Switch Position



Test	Switch
Open Drain	Closed
Enable LOW	
Disable LOW	
All other inputs	Open

## Definitions:


CL = Load capacitance: includes jig and probe capacitance.  
 RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

**Switching Waveforms**
**Propagation Delay**

**Output Skew – tsk(o)**



$$tsk(o) = | t_{PLHy} - t_{PLHx} | \text{ or } | t_{PHLy} - t_{PHLx} |$$

**Enable and Disable Times**

**Pulse Skew – tsk(p)**


$$tsk(p) = | t_{PHL} - t_{PLH} |$$


**Package Skew – tsk(t)**


$$tsk(t) = | t_{PLH2} - t_{PLH1} | \text{ or } | t_{PHL2} - t_{PHL1} |$$


**Packaging Mechanical: 20-Pin 209-Mil SSOP (H)**


08-0140


Packaging Mechanical: 20-Pin 150-Mil QSOP (Q)



Packaging Mechanical: 20-Pin 300-Mil SOIC (S)








NOTE :

1. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES IN DEGREES.
2. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
3. REFER JEDEC MO-220 MODIFIED.
4. Thermal Via Diameter. Recommended 0.2~0.33mm
5. Thermal Via Pitch. Recommended 1.27mm

	<p>DATE: 10/15/08</p>
<p>DESCRIPTION: 56-contact, Thin Fine Pitch Quad Flat No-lead (TQFN)</p>	
<p>PACKAGE CODE: ZB56</p>	
<p>DOCUMENT CONTROL #: PD-2008</p>	<p>REVISION: D</p>

**Ordering Information<sup>(1-3)</sup>**

Ordering Code	Package Code	Speed Grade	Package Type
PI49FCT805TSE	S	Blank	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT805TH	H	Blank	20-pin 209-mil SOIC
PI49FCT805THE	H	Blank	Pb-free & Green, 20-pin 209-mil SOIC
PI49FCT805TQE	Q	Blank	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT805ATSE	S	A	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT805ATHE	H	A	Pb-free & Green, 20-pin 209-mil SOIC
PI49FCT805ATQE	Q	A	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT805BTH	H	B	20-pin 209-mil SOIC
PI49FCT805BTHE	H	B	Pb-free & Green, 20-pin 209-mil SOIC
PI49FCT805BTQE	Q	B	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT805CTS	S	C	20pin 300-mil SOIC
PI49FCT805CTSE	S	C	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT805CTHE	H	C	Pb-free & Green, 20-pin 209-mil SOIC
PI49FCT805CTQE	Q	C	Pb-free & Green, 20-pin 150-mil QSOP

**Notes:**

1. Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
2. E = Pb-free and Green
3. Adding an X suffix = Tape/Reel

**Ordering Information<sup>for PI49FCT2805T</sup>**

Ordering Code	Package Code	Speed Grade	Package Type
PI49FCT2805TSE	S	Blank	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT2805TQ	Q	Blank	20-pin 150-mil QSOP
PI49FCT2805TQE	Q	Blank	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT2805ATQE	Q	A	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT2805BTQE	Q	B	Pb-free & Green, 20-pin 150-mil QSOP

**Notes:**

1. Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
2. E = Pb-free and Green
3. Adding an X suffix = Tape/Reel