

### POWER MANAGEMENT

#### Features

- Wide input range: 3V to 18V
- 2A Output Current
- 200kHz to 2MHz Programmable Frequency
- Precision 1V Feedback Voltage
- Peak Current-Mode Control
- Cycle-by-Cycle Current Limiting
- Hiccup Overload Protection with Frequency Foldback
- Soft-Start and Enable
- Thermal Shutdown
- Thermally Enhanced 8-pin SOIC Package
- Fully RoHS and WEEE compliant

#### Applications

- XDSL and Cable Modems
- Set Top Boxes
- Point of Load Applications
- CPE Equipment
- DSP Power Supplies
- LCD and Plasma TVs

#### Description

The SC4524D is a constant frequency peak current-mode step-down switching regulator capable of producing 2A output current from an input ranging from 3V to 18V. The switching frequency of the SC4524D is programmable up to 2MHz, allowing the use of small inductors and ceramic capacitors for miniaturization, and high input/output conversion ratio. The SC4524D is suitable for next generation XDSL modems, high-definition TVs and various point of load applications.

Peak current-mode PWM control employed in the SC4524D achieves fast transient response with simple loop compensation. Cycle-by-cycle current limiting and hiccup overload protection reduces power dissipation during output overload. Soft-start function reduces input start-up current and prevents the output from overshooting during power-up.

The SC4524D is available in SOIC-8 EDP package.

#### Typical Application Circuit






Figure 1 — 1MHz 10V-16V to 5V/2A Step-down Converter

## Pin Configuration




## Ordering Information

Device	Package
SC4524DSETRT <sup>(1)(2)</sup>	SOIC-8 EDP
SC4524DEVB	Evaluation Board

**Notes:**

- (1) Available in tape and reel only. A reel contains 2,500 devices.
- (2) Available in lead-free package only. Device is fully WEEE and RoHS compliant and halogen-free.

## Marking Information



## Absolute Maximum Ratings

$V_{IN}$ Supply Voltage .....	-0.3 to 24V
BST Voltage .....	40V
BST Voltage above SW .....	36V
SS Voltage .....	-0.3 to 3V
FB Voltage .....	-0.3 to 7V
SW Voltage .....	-0.6 to $V_{IN}$
SW Transient Spikes (10ns Duration).....	-2.5V to $V_{IN} + 1.5V$
Peak IR Reflow Temperature .....	260°C
ESD Protection Level <sup>(2)</sup> .....	2000V

## Thermal Information

Junction to Ambient <sup>(1)</sup> .....	36°C/W
Junction to Case <sup>(1)</sup> .....	5.5°C/W
Maximum Junction Temperature.....	150°C
Storage Temperature .....	-65 to +150°C
Lead Temperature (Soldering) 10 sec .....	300°C

## Recommended Operating Conditions

Input Voltage Range .....	3V to 18V
Maximum Output Current .....	2A
Operating Ambient Temperature .....	-40 to +105°C
Operating Junction Temperature .....	-40 to +125°C

Exceeding the above specifications may result in permanent damage to the device or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not recommended.

### NOTES-

- (1) Calculated from package in still air, mounted to 3" x 4.5", 4 layer FR4 PCB with thermal vias under the exposed pad per JESD51 standards.
- (2) Tested according to JEDEC standard JESD22-A114-B.

## Electrical Characteristics

Unless otherwise noted,  $V_{IN} = 12V$ ,  $V_{BST} = 15V$ ,  $V_{SS} = 2.2V$ ,  $-40^\circ C < T_J < 125^\circ C$ ,  $R_{OSC} = 12.1k\Omega$ .

Parameter	Conditions	Min	Typ	Max	Units
<b>Input Supply</b>					
Input Voltage Range		3		18	V
$V_{IN}$ Start Voltage	$V_{IN}$ Rising	2.70	2.82	2.95	V
$V_{IN}$ Start Hysteresis			225		mV
$V_{IN}$ Quiescent Current	$V_{COMP} = 0$ (Not Switching)		2	2.6	mA
$V_{IN}$ Quiescent Current in Shutdown	$V_{SS/EN} = 0$ , $V_{IN} = 12V$		40	52	$\mu A$
<b>Error Amplifier</b>					
Feedback Voltage		0.980	1.000	1.020	V
Feedback Voltage Line Regulation	$V_{IN} = 3V$ to 18V		0.005		%/V
FB Pin Input Bias Current	$V_{FB} = 1V$ , $V_{COMP} = 0.8V$		-170	-340	nA
Error Amplifier Transconductance			300		$\mu\Omega^{-1}$
Error Amplifier Open-loop Gain			60		dB
COMP Pin to Switch Current Gain			10		A/V
COMP Maximum Voltage	$V_{FB} = 0.9V$		2.4		V
COMP Source Current	$V_{FB} = 0.8V$ , $V_{COMP} = 0.8V$		17		$\mu A$
COMP Sink Current	$V_{FB} = 1.2V$ , $V_{COMP} = 0.8V$		25		
<b>Internal Power Switch</b>					
Switch Current Limit	(Note 1)	2.6	3.3	4.3	A
Switch Saturation Voltage	$I_{SW} = -2.6A$		250	400	mV

**Electrical Characteristics (Cont.)**

 Unless otherwise noted,  $V_{IN} = 12V$ ,  $V_{BST} = 15V$ ,  $V_{SS} = 2.2V$ ,  $-40^{\circ}C < T_J < 125^{\circ}C$ ,  $R_{OSC} = 12.1k\Omega$ .


Parameter	Conditions	Min	Typ	Max	Units
Minimum Switch On-time			135		ns
Minimum Switch Off-time			100		ns
Switch Leakage Current				10	$\mu A$
Minimum Bootstrap Voltage	$I_{SW} = -2.6A$		1.8	2.3	V
BST Pin Current	$I_{SW} = -2.6A$		60	95	mA
<b>Oscillator</b>					
Switching Frequency	$R_{OSC} = 12.1k\Omega$	1.04	1.3	1.56	MHz
	$R_{OSC} = 73.2k\Omega$	230	300	370	kHz
Foldback Frequency	$R_{OSC} = 12.1k\Omega, V_{FB} = 0$	100		250	kHz
	$R_{OSC} = 73.2k\Omega, V_{FB} = 0$	35	60	90	
<b>Soft Start and Overload Protection</b>					
SS/EN Shutdown Threshold		0.2	0.3	0.4	V
SS/EN Switching Threshold	$V_{FB} = 0V$	0.95	1.2	1.4	V
Soft-start Charging Current	$V_{SS/EN} = 0V$		1.9		$\mu A$
	$V_{SS/EN} = 1.5V$	1.6	2.4	3.2	
Soft-start Discharging Current			1.5		$\mu A$
Hiccup Arming SS/EN Voltage	$V_{SS/EN}$ Rising		2.15		V
Hiccup SS/EN Overload Threshold	$V_{SS/EN}$ Falling		1.9		V
Hiccup Retry SS/EN Voltage	$V_{SS/EN}$ Falling	0.6	1.0	1.2	V
<b>Over Temperature Protection</b>					
Thermal Shutdown Temperature			165		$^{\circ}C$
Thermal Shutdown Hysteresis			10		$^{\circ}C$

Note 1: Switch current limit does not vary with duty cycle.


## Pin Descriptions

SO-8	Pin Name	Pin Function
1	SW	Emitter of the internal NPN power transistor. Connect this pin to the inductor, the freewheeling diode and the bootstrap capacitor.
2	IN	Power supply to the regulator. It is also the collector of the internal NPN power transistor. It must be closely bypassed to the ground plane.
3	ROSC	An external resistor from this pin to ground sets the oscillator frequency.
4	GND	Ground pin
5	SS/EN	Soft-start and regulator enable pin. A capacitor from this pin to ground provides soft-start and overload hiccup functions. Hiccup can be disabled by overcoming the internal soft-start discharging current with an external pull-up resistor connected between the SS/EN and the IN pins. Pulling the SS/EN pin below 0.2V completely shuts off the regulator to low current state.
6	COMP	The output of the internal error amplifier. The voltage at this pin controls the peak switch current. A RC compensation network at this pin stabilizes the regulator.
7	FB	The inverting input of the error amplifier. If $V_{FB}$ falls below 0.8V, then the switching frequency will be reduced to improve short-circuit robustness (see Applications Information for details).
8	BST	Supply pin to the power transistor driver. Tie to an external diode-capacitor bootstrap circuit to generate drive voltage higher than $V_{IN}$ in order to fully enhance the internal NPN power transistor.
9	Exposed Pad	The exposed pad serves as a thermal contact to the circuit board. It is to be soldered to the ground plane of the PC board.

**Block Diagram**


















**Figure 2. SC4524D Block Diagram**



**Figure 3. Soft-start and Overload Hiccup Control Circuit**

### Typical Characteristics



**Typical Characteristics (Cont.)**




## Applications Information

### Operation

The SC4524D is a constant-frequency, peak current-mode, step-down switching regulator with an integrated 18V, 2.6A power NPN transistor. Programmable switching frequency makes the regulator design more flexible. With the peak current-mode control, the double reactive poles of the output LC filter are reduced to a single real pole by the inner current loop. This simplifies loop compensation and achieves fast transient response with a simple Type-2 compensation network.

As shown in Figure 2, the switch collector current is sensed with an integrated 5.5mΩ sense resistor. The sensed current is summed with a slope-compensating ramp before it is compared with the transconductance error amplifier (EA) output. The PWM comparator trip point determines the switch turn-on pulse width. The current-limit comparator ILIM turns off the power switch when the sensed signal exceeds the 18mV current-limit threshold.

Driving the base of the power transistor above the input power supply rail minimizes the power transistor saturation voltage and maximizes efficiency. An external bootstrap circuit (formed by the capacitor  $C_1$  and the diode  $D_1$  in Figure 1) generates such a voltage at the BST pin for driving the power transistor.

### Shutdown and Soft-Start

The SS/EN pin is a multiple-function pin. An external capacitor (4.7nF to 22nF) connected from the SS pin to ground sets the soft-start and overload shutoff times of the regulator (Figure 3). The effect of  $V_{SS/EN}$  on the SC4524D is summarized in Table 1.

**Table 1: SS/EN operation modes**

SS/EN	Mode	Supply Current
<0.2V	Shutdown	18μA @ 5Vin
0.4V to 1.2V	Not switching	2mA
1.2V to 2.15V	Switching & hiccup disabled	Load dependent
>2.15V	Switching & hiccup armed	

Pulling the SS/EN pin below 0.2V shuts off the regulator and reduces the input supply current to 18μA ( $V_{IN} = 5V$ ).

When the SS/EN pin is released, the soft-start capacitor is charged with an internal 1.9μA current source (not shown in Figure 3). As the SS/EN voltage exceeds 0.4V, the internal bias circuit of the SC4524D turns on and the SC4524D draws 2mA from  $V_{IN}$ . The 1.9μA charging current turns off and the 2.4μA current source  $I_C$  in Figure 3 slowly charges the soft-start capacitor.

The error amplifier EA in Figure 2 has two non-inverting inputs. The non-inverting input with the lower voltage predominates. One of the non-inverting inputs is biased to a precision 1V reference and the other non-inverting input is tied to the output of the amplifier  $A_1$ . Amplifier  $A_1$  produces an output  $V_1 = 2(V_{SS/EN} - 1.2V)$ .  $V_1$  is zero and COMP is forced low when  $V_{SS/EN}$  is below 1.2V. During start up, the effective non-inverting input of EA stays at zero until the soft-start capacitor is charged above 1.2V. Once  $V_{SS/EN}$  exceeds 1.2V, COMP is released. The regulator starts to switch when  $V_{COMP}$  rises above 0.4V. If the soft-start interval is made sufficiently long, then the FB voltage (hence the output voltage) will track  $V_1$  during start up.  $V_{SS/EN}$  must be at least 1.83V for the output to achieve regulation. Proper soft-start prevents output overshoot. Current drawn from the input supply is also well controlled.

### Overload / Short-Circuit Protection

Table 2 lists various fault conditions and their corresponding protection schemes in the SC4524D.

**Table 2: Fault conditions and protections**

Condition	Fault	Protective Action
IL>ILimit, $V_{FB}>0.8V$	Over current	Cycle-by-cycle limit at programmed frequency
IL>ILimit, $V_{FB}<0.8V$	Over current	Cycle-by-cycle limit with frequency foldback
VSS/EN Falling SS/EN<1.9V	Persistent over current or short circuit	Shutdown, then retry (Hiccup)
$T_J>160C$	Over temperature	Shutdown

As summarized in Table 1, overload shutdown is disabled during soft-start ( $V_{SS/EN}<2.15V$ ). In Figure 3, the reset input of the overload latch  $B_2$  will remain high if the SS/EN voltage is below 2.15V. Once the soft-start capacitor is charged above 2.15V, the output of the Schmitt trigger  $B_1$  goes high, the reset input of  $B_2$  goes low and hiccup

## Applications Information (Cont.)

becomes armed. As the load draws more current from the regulator, the current-limit comparator ILIM (Figure 2) will eventually limit the switch current on a cycle-by-cycle basis. The over-current signal OC goes high, setting the latch B<sub>3</sub>. The soft-start capacitor is discharged with (I<sub>D</sub> - I<sub>C</sub>) (Figure 3). If the inductor current falls below the current limit and the PWM comparator instead turns off the switch, then latch B<sub>3</sub> will be reset and I<sub>C</sub> will recharge the soft-start capacitor. If over-current condition persists or OC becomes asserted more often than PWM over a period of time, then the soft-start capacitor will be discharged below 1.9V. At this juncture, comparator B<sub>4</sub> sets the overload latch B<sub>2</sub>. The soft-start capacitor will be continuously discharged with (I<sub>D</sub> - I<sub>C</sub>). The COMP pin is immediately pulled to ground. The switching regulator is shut off until the soft-start capacitor is discharged below 1.0V. At this moment, the overload latch is reset. The soft-start capacitor is recharged and the converter again undergoes soft-start. The regulator will go through soft-start, overload shutdown and restart until it is no longer overloaded.

If the FB voltage falls below 0.8V because of output overload, then the switching frequency will be reduced. Frequency foldback helps to limit the inductor current when the output is hard shorted to ground.

During normal operation, the soft-start capacitor is charged to 2.4V.

### Setting the Output Voltage

The regulator output voltage is set with an external resistive divider (Figure 1) with its center tap tied to the FB pin. For a given R<sub>6</sub> value, R<sub>4</sub> can be found by

$$R_4 = R_6 \left( \frac{V_o}{1.0V} - 1 \right)$$

### Setting the Switching Frequency

The switching frequency of the SC4524D is set with an external resistor from the ROSC pin to ground. Table 3 lists standard resistor values for typical frequency setting.

**Table 3: Resistor for Typical Switching Frequency**

Freq. (k)	R <sub>osc</sub> (k)	Freq. (k)	R <sub>osc</sub> (k)	Freq. (k)	R <sub>osc</sub> (k)
200	110	700	25.5	1400	9.76
250	84.5	800	21.5	1500	8.87
300	69.8	900	18.2	1600	8.06
350	57.6	1000	15.8	1700	7.15
400	49.9	1100	14.0	1800	6.34
500	38.3	1200	12.4	1900	5.62
600	30.9	1300	11.0	2000	5.23


### Minimum On Time Consideration

The operating duty cycle of a non-synchronous step-down switching regulator in continuous-conduction mode (CCM) is given by

$$D = \frac{V_o + V_D}{V_{IN} + V_D - V_{CESAT}}$$

where V<sub>CESAT</sub> is the switch saturation voltage and V<sub>D</sub> is voltage drop across the rectifying diode.

In peak current-mode control, the PWM modulating ramp is the sensed current ramp of the power switch. This current ramp is absent unless the switch is turned on. The intersection of this ramp with the output of the voltage feedback error amplifier determines the switch pulse width. The propagation delay time required to immediately turn off the switch after it is turned on is the minimum controllable switch on time (T<sub>ON(MIN)</sub>).



**Figure 4. Variation of Minimum On Time with Ambient Temperature**

## Applications Information (Cont.)

Closed-loop measurement shows that the SC4524D minimum on time is about 120ns at room temperature (Figure 4). If the required switch on time is shorter than the minimum on time, the regulator will either skip cycles or it will jitter.

To allow for transient headroom, the minimum operating switch on time should be at least 20% to 30% higher than the worst-case minimum on time.

### Minimum Off Time Limitation

The PWM latch in Figure 2 is reset every cycle by the clock. The clock also turns off the power transistor to refresh the bootstrap capacitor. This minimum off time limits the attainable duty cycle of the regulator at a given switching frequency. The measured minimum off time is 100ns typically. If the required duty cycle is higher than the attainable maximum, then the output voltage will not be able to reach its set value in continuous-conduction mode.

### Inductor Selection

The inductor ripple current for a non-synchronous step-down converter in continuous-conduction mode is

$$\Delta I_L = \frac{(V_O + V_D) \cdot (1 - D)}{F_{SW} \cdot L_1}$$

where  $F_{SW}$  is the switching frequency and  $L_1$  is the inductance.

An inductor ripple current between 20% to 50% of the maximum load current gives a good compromise among efficiency, cost and size. Re-arranging the previous equation and assuming 35% inductor ripple current, the inductor is given by

$$L_1 = \frac{(V_O + V_D) \cdot (1 - D)}{35\% \cdot I_O \cdot F_{SW}}$$

If the input voltage varies over a wide range, then choose  $L_1$  based on the nominal input voltage. Always verify converter operation at the input voltage extremes.

The peak current limit of SC4524D power transistor is at least 2.6A. The maximum deliverable load current for the SC4524D is 2.6A minus one half of the inductor ripple current.

### Input Decoupling Capacitor

The input capacitor should be chosen to handle the RMS ripple current of a buck converter. This value is given by

$$I_{RMS\_CIN} = I_O \cdot \sqrt{D \cdot (1 - D)}$$

The input capacitance must also be high enough to keep input ripple voltage within specification. This is important in reducing the conductive EMI from the regulator. The input capacitance can be estimated from

$$C_{IN} > \frac{I_O}{4 \cdot \Delta V_{IN} \cdot F_{SW}}$$

where  $\Delta V_{IN}$  is the allowable input ripple voltage.

Multi-layer ceramic capacitors, which have very low ESR (a few mΩ) and can easily handle high RMS ripple current, are the ideal choice for input filtering. A single 4.7μF X5R ceramic capacitor is adequate for 500kHz or higher switching frequency applications, and 10μF is adequate for 200kHz to 500kHz switching frequency. For high voltage applications, a small ceramic (1μF or 2.2μF) can be placed in parallel with a low ESR electrolytic capacitor to satisfy both the ESR and bulk capacitance requirements.

### Output Capacitor

The output ripple voltage  $\Delta V_O$  of a buck converter can be expressed as

$$\Delta V_O = \Delta I_L \cdot \left( ESR + \frac{1}{8 \cdot F_{SW} \cdot C_O} \right)$$

where  $C_O$  is the output capacitance.

Since the inductor ripple current  $\Delta I_L$  increases as  $D$  decreases (see first inductor selection equation), the output ripple voltage is therefore the highest when  $V_{IN}$  is at its maximum.

A 10μF to 47μF X5R ceramic capacitor is found adequate for output filtering in most applications. Ripple current in the output capacitor is not a concern because the inductor current of a buck converter directly feeds  $C_O$ , resulting in very low ripple current. Avoid using Z5U and Y5V ceramic capacitors for output filtering because these types of capacitors have high temperature and high voltage coefficients.

## Applications Information (Cont.)

### Freewheeling Diode

Use of Schottky barrier diodes as freewheeling rectifiers reduces diode reverse recovery input current spikes, easing high-side current sensing in the SC4524D. These diodes should have an average forward current rating of at least 2A and a reverse blocking voltage of at least a few volts higher than the input voltage. For switching regulators operating at low duty cycles (i.e. low output voltage to input voltage conversion ratios), it is beneficial to use freewheeling diodes with somewhat higher average current ratings (thus lower forward voltages). This is because the diode conduction interval is much longer than that of the transistor. Converter efficiency will be improved if the voltage drop across the diode is lower.

The freewheeling diode should be placed close to the SW pin of the SC4524D to minimize ringing due to trace inductance. 20BQ030 (International Rectifier), B230A (Diodes Inc.), SS13, SS23 (Vishay), CMSH1-40M, CMSH1-40ML and CMSH2-40M (Central-Semi.) are all suitable.

The freewheeling diode should be placed close to the SW pin of the SC4524D on the PCB to minimize ringing due to trace inductance.

### Bootstrapping the Power Transistor

The typical minimum BST-SW voltage required to fully saturate the power transistor is shown in Figure 5, which is about 1.96V at room temperature.

The BST-SW voltage is supplied by a bootstrap circuit powered from either the input or the output of the converter (Figure 6(a), 6(b) and 6(c)). To maximize efficiency, tie the bootstrap diode to the converter output if  $V_o > 2.5V$  as shown in Figure 6(a) and 6(c). Since the bootstrap supply current is proportional to the converter load current, using a lower voltage to power the bootstrap circuit reduces driving loss and improves efficiency.

The bootstrap diode D1 can be a fast switching PN diode (1N4148 or 1N914) if  $V_o$  falls between 3V and 8V as shown in Figure 6(a). If the converter output voltage is between 2.5V and 3V or higher than 8V, then use a low forward drop Schottky diode (BAT54 or similar) for D1 (Figure 6(c)). If  $V_o$  is less than 2.5V, then it will be necessary to bootstrap the SC4524D from VIN (Figure 6(b)). D1 is a PN junction diode as in Figure 6(a).

A small ceramic capacitor (0.33uF - 0.47uF) is adequate for bootstrapping.




Figure 5 — Typical Minimum Bootstrap Voltage required to Saturate Transistor ( $I_{SW} = -2.6A$ ).




Figure 6 — Methods of Bootstrapping the SC4524D

## Applications Information (Cont.)

### Minimum Soft-start Capacitance $C_{SS}$

To ensure normal operation, the minimum soft-start capacitance  $C_{SS}$  can be calculated in terms of the output capacitance  $C_o$  and output load current  $I_o$  according to the following equations.

$$\frac{dV_{SS}}{dt} = \frac{I_{SS}}{C_{SS}}$$

$$\frac{dV_o}{dt} = \frac{dV_1}{dt} = \frac{d}{dt} [2(V_{SS} - 1.2V)]$$

Substituting the first equation into the second equation,

$$\frac{dV_o}{dt} = \frac{2I_{SS}}{C_{SS}}$$

where  $V_{SS}$  is the soft-start capacitor voltage and  $I_{SS}$  is the soft-start charging current.  $V_1$  is the voltage defined in Figure 2.

To ensure successful startup, the total current drawn from the output must be less than the maximum output capability of the part,

$$\frac{V_o}{R} + C_o \times \frac{dV_o}{dt} \leq 2.3A$$

Substituting the third equation of this section into the previous equation,

$$\frac{V_o}{R} + 2I_{SS} \times \frac{C_o}{C_{SS}} \leq 2.3A$$


Rearranging,

$$C_{SS} \geq \frac{2I_{SS(MAX)} \times C_o}{2.3A - \left(\frac{V_o}{R}\right)}$$

Therefore the minimum  $C_{SS}$  depends on the output capacitance and the load current. Larger  $C_{SS}$  is necessary when starting into a heavy load (small R).

### Loop Compensation

The goal of compensation is to shape the frequency response of the converter so as to achieve high DC accuracy and fast transient response while maintaining loop stability.



**Figure 7 — Block diagram of control loops**

The block diagram in Figure 7 shows the control loops of a buck converter with the SC4524D. The inner loop (current loop) consists of a current sensing resistor ( $R_s=5.5m\Omega$ ) and a current amplifier (CA) with gain ( $G_{CA}=18.5$ ). The outer loop (voltage loop) consists of an error amplifier (EA), a PWM modulator, and a LC filter.

Since the current loop is internally closed, the remaining task for the loop compensation is to design the voltage compensator ( $C_5$ ,  $R_7$ , and  $C_8$ ).

For a converter with switching frequency  $F_{SW}$ , output inductance  $L_1$ , output capacitance  $C_o$  and loading R, the control ( $V_c$ ) to output ( $V_o$ ) transfer function in Figure 7 is given by:

$$\frac{V_o}{V_c} = \frac{G_{PWM}(1 + sR_{ESR}C_o)}{(1 + s/\omega_p)(1 + s/\omega_n Q + s^2/\omega_n^2)}$$

This transfer function has a finite DC gain

$$G_{PWM} \approx \frac{R}{G_{CA} \cdot R_s}$$

## Applications Information (Cont.)

an ESR zero  $F_z$  at

$$\omega_z = \frac{1}{R_{ESR} C_o},$$

a dominant low-frequency pole  $F_p$  at

$$\omega_p \approx \frac{1}{RC_o},$$

and double poles at half the switching frequency.

Including the voltage divider ( $R_4$  and  $R_6$ ), the control to feedback transfer function is found and plotted in Figure 8 as the converter gain.

Since the converter gain has only one dominant pole at low frequency, a simple Type-2 compensation network is sufficient for voltage loop compensation. As shown in Figure 8, the voltage compensator has a low frequency integrator pole, a zero at  $F_{z1}$ , and a high frequency pole at  $F_{p1}$ . The integrator is used to boost the gain at low frequency. The zero is introduced to compensate the excessive phase lag at the loop gain crossover due to the integrator pole (-90deg) and the dominant pole (-90deg). The high frequency pole nulls the ESR zero and attenuates high frequency noise.




Figure 8 — Bode plots for voltage loop design

Therefore, the procedure of the voltage loop design for the SC4524D can be summarized as:

(1) Plot the converter gain, i.e. control to feedback transfer function.

(2) Select the open loop crossover frequency,  $F_c$ , between 10% and 20% of the switching frequency. At  $F_c$ , find the required compensator gain,  $A_c$ . In typical applications with ceramic output capacitors, the ESR zero is neglected and the required compensator gain at  $F_c$  can be estimated by

$$A_c = -20 \cdot \log \left( \frac{1}{G_{CA} R_S} \cdot \frac{1}{2\pi F_c C_o} \cdot \frac{V_{FB}}{V_o} \right)$$

(3) Place the compensator zero,  $F_{z1}$ , between 10% and 20% of the crossover frequency,  $F_c$ .

(4) Use the compensator pole,  $F_{p1}$ , to cancel the ESR zero,  $F_z$ .

(5) Then, the parameters of the compensation network can be calculated by

$$R_7 = \frac{10^{\frac{A_c}{20}}}{g_m}$$

$$C_5 = \frac{1}{2\pi F_{z1} R_7}$$

$$C_8 = \frac{1}{2\pi F_{p1} R_7}$$

where  $g_m = 0.3 \text{ mA/V}$  is the EA gain of the SC4524D.

**Example:** Determine the voltage compensator for an 800kHz, 12V to 3.3V/2A converter with 22uF ceramic output capacitor.

Choose a loop gain crossover frequency of 80kHz, and place voltage compensator zero and pole at  $F_{z1} = 16 \text{ kHz}$  (20% of  $F_c$ ), and  $F_{p1} = 600 \text{ kHz}$ . From the equation in step (2), the required compensator gain at  $F_c$  is

$$A_c = -20 \cdot \log \left( \frac{1}{18.5 \cdot 5.5 \cdot 10^{-3}} \cdot \frac{1}{2\pi \cdot 80 \cdot 10^3 \cdot 22 \cdot 10^{-6}} \cdot \frac{1.0}{3.3} \right) = 11.4 \text{ dB}$$



## Applications Information (Cont.)

Then the compensator parameters are

$$R_7 = \frac{10^{\frac{11.4}{20}}}{0.3 \times 10^{-3}} = 12.4\text{k}$$

$$C_5 = \frac{1}{2\pi \times 16 \times 10^3 \times 12.4 \times 10^3} = 0.8\text{nF}$$

$$C_8 = \frac{1}{2\pi \times 600 \times 10^3 \times 12.4 \times 10^3} = 21\text{pF}$$

Select  $R_7=12.4\text{k}$ ,  $C_5=1\text{nF}$ , and  $C_8=22\text{pF}$  for the design.

Compensator parameters for various typical applications are listed in Table 5. A MathCAD program is also available upon request for detailed calculation of the compensator parameters.

### Thermal Considerations

For the power transistor inside the SC4524D, the conduction loss  $P_C$ , the switching loss  $P_{SW}$  and bootstrap circuit loss  $P_{BST}$ , can be estimated as follows:

$$P_C = D \cdot V_{CESAT} \cdot I_O$$

$$P_{SW} = \frac{1}{2} \cdot t_s \cdot V_{IN} \cdot I_O \cdot F_{SW}$$

$$P_{BST} = D \cdot V_{BST} \cdot \frac{I_O}{40}$$

where  $V_{BST}$  is the BST supply voltage and  $t_s$  is the equivalent switching time of the NPN transistor (see Table 4).

**Table 4. Typical switching time**

Input Voltage	Load Current	
	1A	2A
12V	12.5ns	15.3ns

In addition, the quiescent current loss is

$$P_Q = V_{IN} \times 2\text{mA}$$

The total power loss of the SC4524D is therefore

$$P_{TOTAL} = P_C + P_{SW} + P_{BST} + P_Q$$

The temperature rise of the SC4524D is the product of the total power dissipation (see previous equation) and  $\theta_{JA}$  ( $36^\circ\text{C/W}$ ), which is the thermal impedance from junction to ambient for the SOIC-8 EDP package.


It is not recommended to operate the SC4524D above  $125^\circ\text{C}$  junction temperature. In the applications with high input voltage and high output current, the switching frequency may need to be reduced to meet the thermal requirement.

## Applications Information (Cont.)

### PCB Layout Considerations

In a step-down switching regulator, the input bypass capacitor, the main power switch and the freewheeling diode carry pulse current (Figure 9). For jitter-free operation, the size of the loop formed by these components should be minimized. Since the power switch is already integrated within the SC4524D, connecting the anode of the freewheeling diode close to the negative terminal of the input bypass capacitor minimizes size of the switched current loop. The input bypass capacitor should be placed close to the IN pin. Shortening the traces of the SW and BST nodes reduces the parasitic trace inductance at these nodes. This not only reduces EMI but also decreases switching voltage spikes at these nodes.

The exposed pad should be soldered to a large ground plane as the ground copper acts as a heat sink for the device. To ensure proper adhesion to the ground plane, avoid using vias directly under the device.



**Figure 9 — Pulse current Loop**

Note: Heavy lines indicate the critical pulse current loop. The stray inductance of this loop should be minimized





## Recommended Component Parameters in Typical Applications

Table 5 lists the recommended inductance ( $L_1$ ) and compensation network ( $R_7$ ,  $C_5$ ,  $C_8$ ) for common input and output voltages. The inductance is determined by assuming that the ripple current is 35% of load current  $I_O$ . The compensator parameters are calculated by assuming a 22 $\mu$ F low ESR ceramic output capacitor and a loop gain crossover frequency of  $F_{sw}/10$ .


Table 5. Recommended inductance ( $L_1$ ) and compensator ( $R_7$ ,  $C_5$ ,  $C_8$ )

Typical Applications					Recommended Parameters				
Vin (V)	Vo (V)	Io (A)	Fsw (KHz)	C2 ( $\mu$ F)	L1 ( $\mu$ H)	R7 (K)	C5 (nF)	C8 ( $\mu$ F)	
3.3	1.5	1	500	22	6.8	4.02	3.3	10	
			1000		3.3	7.5	0.82		
		2	500		3.3	4.02	3.3		
			1000		1.5	7.5	0.82		
	2.5	1	500		4.7	13.3	0.82		
			1000		2.2	21.5	0.68		
		2	500		2.2	11	0.82		
			1000		1.5	21.5	0.68		
	5	1.5	1		500	6.8	4.02		3.3
					1000	3.3	7.68		0.82
			2		500	3.3	4.02		3.3
					1000	2.2	7.68		0.82
2.5		1	500	8.2	6.81	2.2			
			1000	4.7	14.3	0.68			
		2	500	4.7	6.81	1.5			
			1000	2.2	12.1	0.68			
3.3		1	500	6.8	9.09	1			
			1000	3.3	16.2	0.68			
		2	500	3.3	9.09	1			
			1000	2.2	17.8	0.68			
12	1.5	1	500	8.2	4.32	3.3	10		
			500	4.7	4.32	3.3			
		2.5	1	500	15	6.81		1.5	
				1000	6.8	12.1		0.82	
	2		500	6.8	6.81	1.5			
			1000	3.3	12.1	0.68			
	3.3	1	500	15	9.09	1			
			1000	8.2	18.7	0.68			
		2	500	8.2	9.09	1			
			1000	4.7	18.7	0.68			
	5	1	500	15	14.3	0.82			
			1000	10	24.9	0.68			
		2	500	8.2	14.3	0.82			
			1000	4.7	27.4	0.68			
	7.5	1	500	15	21.5	0.82			
			1000	8.2	38.3	0.68			
		2	500	8.2	21.5	0.82			
			1000	4.7	38.3	0.68			
	10	1	500	10	25.5	0.82			
			1000	4.7	51.1	0.68			
		2	500	4.7	25.5	0.82			
			1000	2.2	51.1	0.68			


**Typical Application Schematics**

**Figure 10. 1MHz 5V to 3.3V/2A Step-down Converter**

**Figure 11. 500kHz 10V-16V to 1.5V/2A Step-down Converter**

## Typical Performance Characteristics


(For A 12V to 5V/2A Step-down Converter with 1MHz Switching Frequency)




Load Characteristic




$V_{IN}$  Start up Transient ( $I_o=2A$ )




Load Transient Response  
( $I_o = 0.3A$  to  $2A$ )




Output Short Circuit (Hiccup)

**Outline Drawing - SOIC-8 EDP**


DIM	DIMENSIONS					
	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	.053	-	.069	1.35	-	1.75
A1	.000	-	.005	0.00	-	0.13
A2	.049	-	.065	1.25	-	1.65
b	.012	-	.020	0.31	-	0.51
c	.007	-	.010	0.17	-	0.25
D	.189	.193	.197	4.80	4.90	5.00
E1	.150	.154	.157	3.80	3.90	4.00
E	.236 BSC			6.00 BSC		
e	.050 BSC			1.27 BSC		
F	.116	.120	.130	2.95	3.05	3.30
H	.085	.095	.099	2.15	2.41	2.51
h	.010	-	.020	0.25	-	0.50
L	.016	.028	.041	0.40	0.72	1.04
L1	(0.041)			(1.05)		
N	8			8		
Ø1	0°	-	8°	0°	-	8°
aaa	.004			0.10		
bbb	.010			0.25		
ccc	.008			0.20		


**NOTES:**

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. DATUMS **-A-** AND **-B-** TO BE DETERMINED AT DATUM PLANE **-H-**
3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. REFERENCE JEDEC STD MS-012, VARIATION BA.

**Land Pattern - SOIC-8 EDP**


DIMENSIONS		
DIM	INCHES	MILLIMETERS
C	(.205)	(5.20)
D	.134	3.40
E	.201	5.10
F	.101	2.56
G	.118	3.00
P	.050	1.27
X	.024	0.60
Y	.087	2.20
Z	.291	7.40

**NOTES:**

1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
2. REFERENCE IPC-SM-782A, RLP NO. 300A.
3. THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.



© Semtech 2013

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. Semtech assumes no responsibility or liability whatsoever for any failure or unexpected operation resulting from misuse, neglect improper installation, repair or improper handling or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified range.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

## Contact Information

---

Semtech Corporation  
Power Mangement Products Division  
200 Flynn Road, Camarillo, CA 93012  
Phone: (805) 498-2111 Fax: (805) 498-3804

---