# <span id="page-0-0"></span>**1<sup>2</sup>C Micro-stepping Motor**<br>Driver

## Driver **INTRODUCTION**

The AMIS−30624/NCV70624 is a single−chip micro−stepping motor driver with a position controller and control/diagnostic interface. It is ready to build intelligent peripheral systems where up to 32 drivers can be connected to one  $1^2C$  master. This significantly reduces system complexity.

The chip receives positioning instructions through the bus and subsequently drives the stator coils so the two−phase stepper motor moves to the desired position. The on−chip position controller is configurable (OTP or RAM) for different motor types, positioning ranges and parameters for speed, acceleration and deceleration. Micro−stepping allows silent motor operation and increased positioning resolution. The advanced motion qualification mode enables verification of the complete mechanical system in function of the selected motion parameters. The AMIS−30624/NCV70624 can easily be connected to an  $I^2C$  bus where the  $I^2C$  master can fetch specific status information like actual position, error flags, etc. from each individual slave node.

An integrated sensorless step−loss detection prevents the positioner from loosing steps and stops the motor when running into stall. This enables silent, yet accurate position calibrations during a referencing run and allows semi−closed loop operation when approaching the mechanical end−stops.

The chip is implemented in I2T100 technology, enabling both high voltage analog circuitry and digital functionality on the same chip. The NCV70624 is fully compatible with the automotive voltage requirements.

#### **PRODUCT FEATURES Motor Driver**

- Micro−Stepping Technology
- Sensorless Step−Loss Detection
- Peak Current Up to 800 mA
- Fixed Frequency PWM Current−Control
- Selectable PWM Frequency
- Automatic Selection of Fast and Slow Decay Mode
- No external Fly−back Diodes Required
- 14 V/24 V Compliant
- Motion Qualification Mode (Note 1)

#### **Controller with RAM and OTP Memory**

- Position Controller
- Configurable Speeds and Acceleration
- Input to Connect Optional Motion Switch

#### **I 2C Interface**

Bi−Directional 2−Wire Bus for Inter IC Control



## **ON Semiconductor®**

**http://onsemi.com**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page [2](#page-1-0) of this data sheet.

- Field Programmable Node Addresses
- Full Diagnostics and Status Information

#### **Protection**

- Overcurrent Protection
- Undervoltage Management
- Open−circuit Detection
- High Temperature Warning and Management
- Low Temperature Flag

#### **EMI Compatibility**

• High Voltage Outputs with Slope Control

#### **Patents**

- US 7,271,993
- US 7,288,956
- This is a Pb−Free Device
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- 1. Not applicable for "Product Versions NCV70624DW010G, NCV70624DW010R2G"

#### **APPLICATIONS**

<span id="page-1-0"></span>The AMIS−30624/NCV70624 is ideally suited for small positioning applications. Target markets include: automotive (headlamp alignment, HVAC, idle control, cruise control), industrial equipment (lighting, fluid control, labeling, process control, XYZ tables, robots) and building automation (HVAC, surveillance, satellite dish, renewable energy systems). Suitable applications typically have multiple axes or require mechatronic solutions with the driver chip mounted directly on the motor.

#### **Table 1. ORDERING INFORMATION**



\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **QUICK REFERENCE DATA**

#### **Table 2. ABSOLUTE MAXIMUM RATINGS**



Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

2. For limited time:  $V_{BB}$  < 0.5 s, SWI and HW pins < 1.0 s.

3. The circuit functionality is not guaranteed.

4. HBM according to AEC−Q100: EIA−JESD22−A114−B (100 pF via 1.5 k-) and MM according to AEC−Q100: EIA−JESD22−A115−A.

#### **Table 3. OPERATING RANGES**



#### <span id="page-2-0"></span>**Table of Contents**







**Figure 1. Block Diagram**

<span id="page-3-0"></span>

**Figure 2. SOIC−20 and NQFP−32 Pin−out**



#### **Table 4. PIN DESCRIPTION**

## **PACKAGE THERMAL RESISTANCE**

<span id="page-4-0"></span>The AMIS−30624/NCV70624 is available in SOIC−20 or optimized NQFP−32 packages. For cooling optimizations, the NQFP has an exposed thermal pad which has to be soldered to the PCB ground plane. The ground plane needs thermal vias to conduct the head to the bottom layer. Figures 3 and 4 give examples for good power distribution solutions.

For precise thermal cooling calculations the major thermal resistances of the devices are given. The thermal media to which the power of the devices has to be given are:

- Static environmental air (via the case)
- PCB board copper area (via the device pins and exposed pad)

The thermal resistances are presented in Table [5](#page-5-0): DC Parameters.

The major thermal resistances of the device are the Rth from the junction to the ambient (Rthja) and the overall Rth from the junction to the leads (Rthjp).

The NQFP device is designed to provide superior thermal performance. Using an exposed die pad on the bottom surface of the package is mainly contributing to this performance. In order to take full advantage of the exposed pad, it is most important that the PCB has features to conduct heat away from the package. A thermal grounded pad with thermal vias can achieve this.

In the table below, one can find the values for the Rthja and Rthjp, simulated according to the JESD−51 norm:



The Rthja for 2S2P is simulated conform to JESD−51 as follows:

- A 4−layer printed circuit board with inner power planes and outer (top and bottom) signal layers is used
- Board thickness is 1.46 mm (FR4 PCB material)
- $\bullet$  The 2 signal layers: 70 µm thick copper with an area of 5500 mm2 copper and 20% conductivity
- $\bullet$  The 2 power internal planes: 36  $\mu$ m thick copper with an area of 5500 mm2 copper and 90% conductivity

The Rthja for 1S0P is simulated conform to JESD−51 as follows:

- A 1−layer printed circuit board with only 1 layer
- Board thickness is 1.46 mm (FR4 PCB material)
- $\bullet$  The layer has a thickness of 70  $\mu$ m copper with an area of 5500 mm<sup>2</sup> copper and 20% conductivity







**Figure 4. Example of NQFP−32 PCB Ground Plane Layout (preferred layout at top and bottom)**

#### **DC PARAMETERS**

<span id="page-5-0"></span>The DC parameters are guaranteed overtemperature and V<sub>BB</sub> in the operating range, unless otherwise specified. Convention: currents flowing into the circuit are defined as positive.

#### **Table 5. DC PARAMETERS**





#### **THERMAL WARNING & SHUTDOWN**



#### **SUPPLY AND VOLTAGE REGULATOR**



5. Tested in production for 800 mA, 400 mA, 200 mA and 100 mA current settings for both X and Y coil.

6. Not measured in production. Guaranteed by design.

7. Parameter guaranteed by trimming relevant OTP's in production test at 143°C (±5°C) and V<sub>BB</sub> = 14 V.

8. No more than 100 cumulated hours in life time above Tw.

9. Thermal shutdown and low temperature warning are derived from thermal warning. Guaranteed by design.

10.A buffer capacitor of minimum 100 μF is needed between V<sub>BB</sub> and GND. Short connections to the power supply are recommended.<br>11. If input voltages < – 0.3 V, than a resistor between 22 Ω to 100 Ω needs to be put in ser

#### **Table [5.](#page-5-0) DC PARAMETERS**



13. Pin V<sub>DD</sub> must not be used for any external supply<br>14. The RAM content will not be altered above this voltage.

15. External resistance value seen from pin SWI or HW, including 1 kΩ series resistor. For the switch OPEN, the maximum allowed leakage current is represented by a minimum resistance seen from the pin.

16.Not applicable for "Product Versions NCV70624DW010G, NCV70624DW010R2G"

#### **AC PARAMETERS**

<span id="page-7-0"></span>The AC parameters are guaranteed for temperature and  $V_{BB}$  in the operating range unless otherwise specified.

#### **Table 6. AC PARAMETERS**



17.The maximum number of connected I2C devices is dependent on the number of available addresses and the maximum bus capacitance to still guarantee the rise and fall times of the bus signals.

18.An I<sup>2</sup>C device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

19.The maximum t<sub>HD.DAT</sub> has only to be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.<br>20. A Fast–mode I<sup>2</sup>C–bus device can be used in a standard–mode I<sup>2</sup>C bus system, but the requirement t This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax +  $t_{\text{SU},\text{DATA}}$  = 1000 + 250 = 1250 ns (according to the standard−mode I2C−bus specification) before the SCL line is released.

#### **Table [6.](#page-7-0) AC PARAMETERS**



#### **MOTORDRIVER**



(Note 21)

21.Derived from the internal oscillator

22. See SetMotorParam and PWM Regulator



**Figure 5. I2C Timing Diagrams**

#### <span id="page-9-0"></span>**Typical Application**





NOTES: All resistors are  $\pm$  5%, 1/4 W

 $C_1$ ,  $C_2$  minimum value is 2.7 nF, maximum value is 10 nF

Depending on the application, the ESR value and working voltage of  $C_7$  must be carefully chosen  $C_3$  and  $C_4$  must be close to pins  $V_{BB}$  and GND

 $C_5$  and  $C_6$  must be as close as possible to pins CPN, CPP, VCP, and  $V_{BB}$  to reduce EMC radiation C9 must be a ceramic capacitor to assure low ESR

## **POSITIONING PARAMETERS**

## <span id="page-10-0"></span>**Stepping Modes**

One of four possible stepping modes can be programmed:

- Half−stepping
- 1/4 micro−stepping
- 1/8 micro−stepping
- 1/16 micro−stepping

#### **Maximum Velocity**

For each stepping mode, the maximum velocity Vmax can be programmed to 16 possible values given in the table below.

The accuracy of Vmax is derived from the internal oscillator. Under special circumstances it is possible to change the Vmax parameter while a motion is ongoing. All 16 entries for the Vmax parameter are divided into four groups. When changing Vmax during a motion the application must take care that the new Vmax parameter stays within the same group.



#### **Table 7. MAXIMUM VELOCITY SELECTION TABLE**

#### **Minimum Velocity**

Once the maximum velocity is chosen, 16 possible values can be programmed for the minimum velocity Vmin. The table below provides the obtainable values in full−step/s. The accuracy of Vmin is derived from the internal oscillator.



#### **Table 8. OBTAINABLE VALUES IN FULL−STEP/s FOR THE MINIMUM VELOCITY**

NOTES: The Vmax factor is an approximation.

In case of motion without acceleration (**AccShape = 1**) the length of the steps = 1/**Vmin.** In case of accelerated motion (**AccShape** = 0) the length of the first step is shorter than 1/**Vmin** depending of **Vmin, Vmax** and **Acc**.

#### **Acceleration and Deceleration**

Sixteen possible values can be programmed for Acc (acceleration and deceleration between Vmin and Vmax). The table below provides the obtainable values in full−step/s2. One observes restrictions for some combinations of acceleration index and maximum speed (gray cells).

The accuracy of Acc is derived from the internal oscillator.

#### **Table 9. ACCELERATION AND DECELERATION SELECTION TABLE**



The formula to compute the number of equivalent full−steps during acceleration phase is:

$$
Nstep = \frac{Vmax^2 - Vmin^2}{2 \times Acc}
$$

#### **Positioning**

The position programmed in command SetPosition is given as a number of (micro−)steps. According to the chosen stepping mode, the position words must be aligned as described in the table below. When using command GotoSecurePosition, data is automatically aligned.

#### **Table 10. POSITION WORD ALIGNMENT**



NOTES: LSB: Least Significant Bit S: Sign bit

#### <span id="page-13-0"></span>**Position Ranges**

A position is coded by using the binary two's complement format. According to the positioning commands used and to the chosen stepping mode, the position range will be as shown in the following table.



#### **Table 11. POSITION RANGE**

When using the command **SetPosition**, although coded on 16 bits, the position word will have to be shifted to the left by a certain number of bits, according to the stepping mode.

#### **Secure Position**

A secure position can be programmed. It is coded in 11−bits, thus having a lower resolution than normal positions, as shown in the following table. See also command GotoSecurePosition.

#### **Table 12. SECURE POSITION**



#### **Important**

NOTES: The secure position is disabled in case the programmed value is the reserved code "10000000000" (0x400 or most negative position).

The resolution of the secure position is limited to 9 bit at start−up. The OTP register is copied in RAM as illustrated below. The RAM bits SecPos1 and SecPos0 are set to 0.



#### **Shaft**

A shaft bit, which can be programmed in OTP or with command SetMotorParam, defines whether a positive motion is a clockwise (CW) or counter−clockwise rotation (CCW) (an outer or an inner motion for linear actuators):

- Shaft =  $0 \Rightarrow$  MOTXP is used as positive pin of the X coil, while MOTXN is the negative one.
- Shaft =  $1 \Rightarrow$  opposite situation

**Exception:** in RunVelocity mode, the shaft bit has no function. In this mode the rotational direction is always CW or CCW, which is only determined by the motor wiring.

#### **STRUCTURAL DESCRIPTION**

See also the Block Diagram in Figure [1](#page-2-0).

#### **Stepper Motordriver**

The Motordriver receives the control signals from the control logic. The main features are:

 Two H−bridges, designed to drive a stepper motor with two separated coils. Each coil  $(X \text{ and } Y)$  is driven by one H−bridge, and the driver controls the currents flowing through the coils. The rotational position of the rotor, in unloaded condition, is defined by the ratio of current flowing in X and Y. The torque of the stepper

motor when unloaded is controlled by the magnitude of the currents in X and Y.

- The control block for the H−bridges, including the PWM control, the synchronous rectification and the internal current sensing circuitry.
- The charge pump to allow driving of the H−bridges' high side transistors.
- Two pre−scale 4−bit DAC's to set the maximum magnitude of the current through X and Y.

<span id="page-14-0"></span>• Two DAC's to set the correct current ratio through X and Y.

Battery voltage monitoring is also performed by this block, which provides the required information to the control logic part. The same applies for detection and reporting of an electrical problem that could occur on the coils or the charge pump.

#### **Control Logic (Position Controller and Main Control)**

The control logic block stores the information provided by the  $I<sup>2</sup>C$  interface (in a RAM or an OTP memory) and digitally controls the positioning of the stepper motor in terms of speed and acceleration, by feeding the right signals to the motordriver state machine.

It will take into account the successive positioning commands to properly initiate or stop the stepper motor in order to reach the set point in a minimum time.

It also receives feedback from the motordriver part in order to manage possible problems and decide on internal actions and reporting to the  $I<sup>2</sup>C$  interface.

#### **Motion Detection**

Motion detection is based on the back−emf generated internally in the running motor. When the motor is blocked,

This chapter describes the following functional blocks in more detail:

- Position controller
- Main control and register, OTP memory + ROM
- Motordriver

The Motion detection and  $I<sup>2</sup>C$  controller are discussed in separate chapters.

e.g. when it hits the end position, the velocity, and as a result also the generated back−emf, is disturbed. The AMIS−30624/NCV70624 senses the back−emf, calculates a moving average and compares the value with two independent threshold levels. If the back−emf disturbance is bigger than the set threshold, the running motor is stopped.

#### **Miscellaneous**

The AMIS−30624/NCV70624 also contains the following:

- An internal oscillator, needed for the control logic handler as well as the control logic and the PWM control of the motordriver.
- An internal trimmed voltage source for precise referencing.
- A protection block featuring a thermal shutdown and a power−on−reset circuit.
- A 5 V regulator (from the battery supply) to supply the internal logic circuitry.

#### **FUNCTIONS DESCRIPTION**

#### **Position Controller**

#### **Positioning and Motion Control**

A positioning command will produce a motion as illustrated in Figure 7. A motion starts with an acceleration phase from minimum velocity (Vmin) to maximum velocity (Vmax) and ends with a symmetrical deceleration. This is defined by the control logic according to the position required by the application and the parameters programmed by the application during the configuration phase. The current in the coils is also programmable.



**Figure 7. Positioning and Motion Control**

#### **Table 13. POSITION RELATED PARAMETERS**



Different positioning examples are shown in the table below.

#### **Table 14. POSITIONING EXAMPLES**



23. Reaching the end position is always guaranteed, however velocity rounding errors might occur after consecutive accelerations during a deceleration phase. The velocity rounding error will be removed at Vmin (e.g. at end of acceleration or when AccShape=1).

#### **Dual Positioning**

A SetDualPosition command allows the user to perform a positioning using two different velocities. The first motion is done with the specified Vmin and Vmax velocities in the **SetDualPosition** command, with the acceleration (deceleration) parameter already in RAM, to a position Pos1[15:0] also specified in SetDualPosition.

Then a second relative motion to a physical position  $Pos1[15:0] + Pos2[15:0]$  is done at the specified Vmin velocity in the **SetDualPosition** command (no

acceleration). Once the second motion is achieved, the ActPos register is reset to zero, whereas TagPos register is not changed.

When the Secure position is enabled, after the dual positioning, the secure positioning is executed. The figure below gives a detailed overview of the dual positioning function. After the dual positioning is executed an internal flag is set to indicate the AMIS−30624/NCV70624 is referenced.



**Figure 8. Dual Positioning**

**Remark:** This operation cannot be interrupted or influenced by any further command unless the occurrence of the conditions driving to a motor shutdown or by a **HardStop** command. Sending a **SetDualPosition** command while a motion is already ongoing is not recommended.

24.The priority encoder is describing the management of states and commands.

25.A DualPosition sequence starts by setting TagPos buffer register to SecPos value, provided secure position is enabled otherwise TagPos is reset to zero. If a SetPosition(Short) command is issued during a DualPosition sequence, it will be kept in the position buffer memory and executed afterwards. This applies also for the command GotoSecurePosition.

26. Commands such as GetFullStatus1 or GetFullStatus2 will be executed while a Dual Positioning is running.

27. The Pos1, Pos2, Vmax and Vmin values programmed in a **SetDualPosition command apply only for this sequence**. All other motion parameters are used from the RAM registers (programmed for instance by a former SetMotorParam command). After the DualPosition motion is completed, the former Vmin and Vmax become active again.

28.Commands ResetPosition, SetDualPosition, and SoftStop will be ignored while a DualPosition sequence is ongoing, and will not be executed afterwards.

29. Recommendation: a SetMotorParam command should not be sent during a SetDualPosition sequence: all the motion parameters defined in the command, except Vmin and Vmax, become active immediately.

#### **Position Periodicity**

Depending on the stepping mode the position can range from −4096 to +4095 in half−step to −32768 to +32767 in 1/16th micro−stepping mode. One can project all these positions lying on a circle. When executing the command SetPosition, the position controller will set the movement direction in such a way that the traveled distance is minimal.

The figure below illustrates that the moving direction going from ActPos =  $+30000$  to TaqPos =  $-30000$  is clockwise.

If a counter clockwise motion is required in this example, several consecutive **SetPosition** commands can be used. One could also use for larger movements the command RunVelocity.





#### **Hardwired Address HW**

In the drawing below, a simplified schematic diagram is shown of the HW comparator circuit.

The HW pin is sensed via 2 switches. The DriveHS and DriveLS control lines are alternatively closing the top and bottom switch connecting HW pin with a current to resistor converter. Closing  $S_{TOP}$  (DriveHS = 1) will sense a current to GND. In that case the top  $I \rightarrow R$  converter output is low, via the closed passing switch  $S_{PASS}T$  this signal is fed to the "R" comparator which output  $HW_C$  cmp is high. Closing bottom switch  $S_{\text{BOT}}$  (DriveLS = 1) will sense a current to  $V<sub>BAT</sub>$ . The corresponding I  $\rightarrow$  R converter output is low and via S<sub>PASS</sub> B fed to the comparator. The output HW\_Cmp will be high.



**Figure 10. Simplified Schematic Diagram of the HW Comparator**

3 cases can be distinguished (see also Figure 10 above):

- HW is connected to ground: R2GND or drawing 1
- HW is connected to VBAT: R2VBAT or drawing 2
- HW is floating: OPEN or drawing 3



#### <span id="page-18-0"></span>**Table 15. STATE DIAGRAM OF THE HW COMPARATOR**

The logic is controlling the correct sequence in closing the switches and in interpreting the 32 us debounced HW\_Cmp output accordingly. The output of this small state−machine is corresponding to:

- High or address  $= 1$
- $\bullet$  Low or address = 0
- Floating

As illustrated in the table above (Table 15), the state is depending on the previous state, the condition of the 2 switch controls (DriveLS and DriveHS) and the output of HW Cmp. Figure [11](#page-19-0) shows an example of a practical case where a connection to VBAT is interrupted.

<span id="page-19-0"></span>

#### **R2VBAT**

A resistor is connected between VBAT and HW. Every 1024  $\mu$ s S<sub>BOT</sub> is closed and a current is sensed. The output of the  $I \Rightarrow R$  converter is low and the HW Cmp output is high. Assuming the previous state was floating, the internal logic will interpret this as a change of state and the new state will be high (see also Table [15](#page-18-0)). The next time  $S<sub>BOT</sub>$  is closed the same conditions are observed. The previous state was high so based on Table [15](#page-18-0) the new state remains unchanged. This high state will be interpreted as HW address = 1.

#### **OPEN**

In case the HW connection is lost (broken wire, bad contact in connector) the next time  $S<sub>BOT</sub>$  is closed, this will be sensed. There will be no current, the output of the corresponding  $I \Rightarrow R$  converter is high and the HW Cmp will be low. The previous state was high. Based in Table [15](#page-18-0) one can see that the state changes to float. This will trigger

a motion to secure position after a debounce time of 64 ms, which prevents false triggering in case of micro− interruptions of the power supply.

#### **R2GND**

If a resistor is connected between HW and the GND, a current is sensed every 1024  $\mu$ s when S<sub>TOP</sub> is closed. The output of the top  $I \Rightarrow R$  converter is low and as a result the HW\_Cmp output switches to high. Again based on the stated diagram in Table [15](#page-18-0) one can see that the state will change to Low. This low state will be interpreted as  $HW$  address  $= 0$ .

#### **External Switch SWI**

As illustrated in Figure [12](#page-20-0) the SWI comparator is almost identical to HW. The major difference is in the limited number of states. Only open or closed is recognized leading to respectively  $ESW = 0$  and  $ESW = 1$ .

<span id="page-20-0"></span>

**Figure 12. Simplified Schematic Diagram of the SWI Comparator**

As illustrated in the drawing above, a change in state is always synchronized with DriveHS or DriveLS. The same synchronization is valid for updating the internal position register. This means that after every current pulse (or closing of  $S_{\text{TOP}}$  or  $S_{\text{BOT}}$ ) the state of the position switch together with the corresponding position is memorized.

The **FullStatus1** command reads back the <ActPos> register and the status of ESW. In this way the master node may get synchronous information about the state of the switch together with the position of the motor. See Table 16 below.



#### **Table 16. GetFullStatus1 I2C COMMAND**

<span id="page-21-0"></span>

#### **Main Control and Register, OTP memory + ROM**

#### **Power−up Phase**

Power−up phase of the AMIS−30624/NCV70624 will not exceed 10 ms. After this phase, the AMIS−30624/NCV70624 is in standby mode, ready to receive I2C messages and execute the associated commands. After power−up, the registers and flags are in the reset state, while some of them are being loaded with the OTP memory content (see Table [19:](#page-27-0) RAM Registers).

#### **Reset**

After power−up, or after a reset occurrence (e.g. a micro−cut on pin V<sub>BB</sub> has made V<sub>DD</sub> to go below VddReset level), the H−bridges will be in high−impedance mode, and the registers and flags will be in a predetermined position. This is documented in Table [19:](#page-27-0) RAM Registers and Table [20:](#page-28-0) Flags Table.

#### **Soft−stop**

A soft−stop is an immediate interruption of a motion, but with a deceleration phase. At the end of this action, the register <TagPos> is loaded with the value contained in register <ActPos>, see Table [19](#page-27-0): Ram Registers). The circuit is then ready to execute a new positioning command, provided thermal and electrical conditions allow for it.

#### **Thermal Shutdown Mode**

When thermal shutdown occurs, the circuit performs a <SoftStop> command and goes to motor shutdown mode (see Figure 14: State Diagram Temperature Management).

#### **Temperature Management**

The AMIS−30624/NCV70624 monitors temperature by means of two thresholds and one shutdown level, as

illustrated in the state diagram and illustration of Figure 14: State Diagram Temperature Management below. The only condition to reset flags <TW> and <TSD> (respectively thermal warning and thermal shutdown) is to be at a temperature lower than Ttw and to get the occurrence of a GetFullStatus1 I2C frame.



**Figure 14. State Diagram Temperature Management**

<span id="page-23-0"></span>

**Figure 15. Illustration of Thermal Management Situation**

## **Autarkic Functionality in Under−Voltage Condition**

#### **Battery Voltage Management**

The AMIS−30624/NCV70624 monitors the battery voltage by means of one threshold and one shutdown level. The only condition to reset flags <UV2> and <StepLoss> is to recover by a battery voltage higher than UV1 and to receive a GetFullStatus1 command.

#### **Autarkic Function**

The device enters states <HardUnder> (see Figure [16](#page-30-0)), followed by  $\leq$ ShutUnder> when  $V_{BB}$  is below the UV2 level or  $\leq$ CPFail> = 1. The motion is stopped immediately and Target Position (TagPos) is kept and not overwritten by Actual Position (ActPos). The motor is in HiZ state and the flags <UV2> and <Steploss> are set to inform the master that the voltage has dropped below UV2 or the charge pump voltage has dropped below the level of the charge pump comparator and loss of steps is possible.

If in this state  $V_{BB}$  becomes > UV1 within 15 seconds, then AMIS−30624/NCV70624 returns to <Stopped> state. From there, it resumes the interrupted motion and accepts updates of the target position by means of the commands SetPosition and

GotoSecurePosition, even if the <UV2> flag, the <CPFail> flag and <Steploss> flags are NOT cleared.

 $\bullet$  If however the V<sub>BB</sub> voltage remains below UV2 level or the charge pump voltage level is below the charge pump comparator for more than 15 seconds, then the device will enter <Shutdown> state and the target position is overwritten by Actual Position. This state can be exited only if  $V_{BB}$  is  $>$  UV1, the charge pump voltage is above the charge pump comparator voltage and an incoming command GetFullStatus1 is received.

#### **Important Notes:**

- 1. In the case of Autarkic positioning, care needs to be taken because accumulated steploss can cause a significant deviation between physical and stored actual position.
- 2. The **SetDualPosition** command will only be executed after clearing the <UV2>, CPFail and <Steploss> flags.
- 3. RAM reset occurs when Vdd < VddReset (digital Power−On−Reset level).
- 4. The Autarkic function remains active as long as V<sub>DD</sub> > VddReset.

#### <span id="page-24-0"></span>**OTP Register**

#### **OTP Memory Structure**

The table below shows how the parameters to be stored in the OTP memory are located.



#### **Table 17. OTP MEMORY STRUCTURE**

Parameters stored at address 0x00 and 0x01 and bit <LOCKBT> are already programmed in the OTP memory at circuit delivery. They correspond to the calibration of the circuit and are just documented here as an indication.

Each OTP bit is at '0' when not zapped. Zapping a bit will set it to '1'. Thus only bits having to be at '1' must be zapped. Zapping of a bit already at '1' is disabled. Each OTP byte will be programmed separately (see command SetOTPparam). Once OTP programming is completed, bit <LOCKBG> can be zapped to disable future zapping, otherwise any OTP bit at '0' could still be zapped by using a SetOTPparam command.

#### **Table 18. OTP OVERWRITE PROTECTION**



The command used to load the application parameters via the  $I^2C$  bus in the RAM prior to an OTP Memory programming is SetMotorParam. This allows for a functional verification before using a SetOTPparam command to program and zap separately one OTP memory byte. A GetOTPparam command issued after each SetOTPparam command allows verifying the correct byte zapping.

**Note:** Zapped bits will become active only after a power cycle. After programming the  $I<sup>2</sup>C$  bits the power cycle has to be performed first to guarantee further communication with the device.

#### **Application Parameters Stored in OTP Memory**

Except for the physical address  $\leq$ PA[3:0]> these parameters, although programmed in a non−volatile memory can still be overridden in RAM by a  $1<sup>2</sup>C$  writing operation.

- **PA[3:0]** In combination with hired wired (HW) address, it forms the physical address AD[6:0] of the stepper−motor. Up to 32 stepper motors can theoretically be connected to the same  $I<sup>2</sup>C$ bus.
- **AbsThr[3:0]** Absolute threshold used for the motion detection



(\*) Not tested in production. Values are approximations.

**DelThr[3:0]** Relative threshold used for the motion detection



(\*) Not tested in production. Values are approximations.

**Irun**[3:0] Current amplitude value to be fed to each coil of the stepper−motor. The table below provides the 16 possible values for <IRUN>.



**Ihold[3:0]** Hold current for each coil of the stepper−motor. The table below provides the 16 possible values for <IHOLD>.

Index	<b>Ihold</b>				<b>Hold Current (mA)</b>
0	0	0	0	0	59
1	0	0	0	1	71
$\overline{\mathbf{c}}$	0	0	1	0	84
3	0	0	1	1	100
4	0	1	0	0	119
5	0	1	0	1	141
6	0	1	1	0	168
$\overline{7}$	0	1	1	1	200
8	1	0	0	0	238
9	1	0	0	1	283
Α	1	0	1	0	336
B	1	0	1	1	400
C	1	1	0	0	476
D	1	1	0	1	566
Е	1	1	1	0	673
F	1	1	1	1	0

**Note:** When the motor is stopped, the current is reduced from <IRUN> to <IHOLD>. In the case of 0 mA hold current (1111 in the hold current table), the following sequence is applied:

- 1. The current is first reduced to 59 mA (corresponding to 0000 value in the table).
- 2. The PWM regulator is switched off; the bottom transistors of the bridges are grounded.

**StepMode** Setting of step modes.



**Shaft** This bit distinguishes between a clock−wise or counter−clock−wise rotation. The shaft bit is not working in RunVelocity mode.

**SecPos[10:2]** Secure Position of the stepper−motor. This is the position to which the motor is driven in case of a HW pin connection is lost. If  ${}^{\text{<}$  SecPos[10:2] > = "100 0000 00xx", secure positioning is disabled; the stepper−motor will be kept in the position occupied at the moment these events occur.

**Note:** The Secure Position is coded on 11 bits only, providing actually the most significant bits of the position, the non coded least significant bits being set to '0'. The Secure Position in OTP has only 9 bits. The two least significant bits are loaded as '0' to RAM when copied from OTP.

**Vmax[3:0]** Maximum velocity



**Acc[3:0]** Acceleration and deceleration between Vmax and Vmin.



(\*) restriction on speed

**Vmin[3:0]** Minimum velocity.



#### <span id="page-27-0"></span>**Table 19. RAM REGISTERS**



30.A ResetToDefault command will act as a reset of the RAM content, except for ActPos and TagPos, which are registers that are not modified. Therefore, the application should not send a Reset ToDefault during a motion, to avoid any unwanted change of parameter.

#### <span id="page-28-0"></span>**Table 20. FLAGS TABLE**



#### <span id="page-29-0"></span>**Priority Encoder**

The table below describes the simplified state management performed by the main control block.

#### **Table 21. PRIORITY ENCODER**



#### **With the Following Color Code:**

Command Ignored **Transition to Another State** Master is responsible for proper update (see Note [36](#page-30-0))

NOTE: See table notes on the following page.

- <span id="page-30-0"></span>31.<ElFlag> = <CPFail> or <UV2> or <ElDef> or <VDDreset>
- 32.After power−on−reset, the <Standby> state is entered.
- 33.A DualPosition sequence runs with a separate set of RAM registers. The parameters that are not specified in a DualPosition command are loaded with the values stored in RAM at the moment the DualPosition sequence starts. <AccShape> is forced to '1' during second motion. <AccShape> at '0' will be taken into account after the DualPosition sequence. A GetFullStatus1 command will return the default parameters for <Vmax> and <Vmin> stored in RAM.
- 34. Shutdown state can be left only when <TSD> and <HS> flags are reset.
- 35.Flags can be reset only after the master could read them via a GetFullStatus1 command, and provided the physical conditions allow for it (normal temperature, correct battery voltage and no electrical or charge pump defect).
- 36. A SetMotorParam command sent while a motion is ongoing (state <GotoPos>) should not attempt to modify <Acc> and <Vmin> values. This can be done during a DualPosition sequence since this motion uses its own parameters, the new parameters will be taken into account at the next SetPosition command.
- 37.<SecEn> = '1' when register <SecPos> is loaded with a value different from the most negative value (i.e. different from 0x400 = "100 0000 0000").
- 38.<Stop> flag allows distinguishing whether state <Stopped> was entered after HardStop/SoftStop or not. <Stop> is set to '1' when leaving state <HardStop> or <SoftStop> and is reset during first clock edge occurring in state <Stopped>.
- 39.While in state <Stopped>, if <ActPos> <TagPos> there is a transition to state <GotoPos>. This transition has the lowest priority, meaning that <stop>, <TSD>, etceteras are first evaluated for possible transitions.
- 40.If <StepLoss> is active, then SetPosition and GotoSecurePosition commands **are not** ignored. <StepLoss> can only be cleared by a GetFullStatus1 command.



**Figure 16. Simplified State Diagram**

#### <span id="page-31-0"></span>**Motordriver**

#### **Current Waveforms in the Coils**

Figure 17 below illustrates the current fed to the motor coils by the motordriver in half−step mode.



**Figure 17. Current Waveforms in Motor Coils X and Y in Halfstep Mode**

Whereas Figure 18 below shows the current fed to the coils in  $1/16<sup>th</sup>$  micro stepping (1 electrical period).



**Figure 18. Current Waveforms in Motor Coils X and Y in 1/16th Micro−Step Mode**

#### **PWM Regulation**

In order to force a given current (determined by  $\le$ Irun> or <Ihold> and the current position of the rotor) through the motor coil while ensuring high energy transfer efficiency, a regulation based on PWM principle is used. The regulation loop performs a comparison of the sensed output current to an internal reference, and features a digital regulation generating the PWM signal that drives the output switches. The zoom over one micro−step in the Figure 18 above shows how the PWM circuit performs this regulation. To reduce the current ripple, a higher PWM frequency is selectable. The RAM register PWMfreq is used for this.

#### **Table 22. PWM FREQUENCY SELECTION**



#### **PWM Jitter**

To lower the power spectrum for the fundamental and higher harmonics of the PWM frequency, jitter can be added to the PWM clock. The RAM register <PWMJEn> is used for this.

**Table 23. PWM JITTER SELECTION**

<b>PWMJEn</b>	<b>Status</b>	
	Single PWM frequency	
	Added jitter to PWM frequency	

#### **Motor Starting Phase**

At motion start, the currents in the coils are directly switched from **<Ihold>** to **<Irun>** with a new sine/cosine ratio corresponding to the first half (or micro−) step of the motion.

#### **Motor Stopping Phase**

At the end of the deceleration phase, the currents are maintained in the coils at their actual DC level (hence keeping the sine/cosine ratio between coils) during the stabilization time  $t_{stab}$  (see  $\angle$ AC Table). The currents are then set to the hold values, respectively **Ihold** x sin(TagPos) and **Ihold** x cos(TagPos), as illustrated below. A new positioning order can then be executed.



**Figure 19. Motor Stopping Phase**

#### **Charge Pump Monitoring**

If the charge pump voltage is not sufficient for driving the high side transistors (due to failure), an internal HardStop command is issued. This is acknowledged to the master by raising flag <CPFail> (available with command GetFullStatus1).

In case this failure occurs while a motion is ongoing, the flag <StepLoss> is also raised.

#### **Electrical Defect on Coils, Detection and Confirmation**

The principle relies on the detection of a voltage drop on at least one transistor of the H−bridge. Then the decision is taken to open the transistors of the defective bridge.

This allows the detection the following short circuits:

- External coil short circuit
- Short between one terminal of the coil and Vbat or GND

One cannot detect an internal short in the motor.

Open circuits are detected by 100% PWM duty cycle value during one electrical period with duration, determined by Vmin.

#### **Table 24. ELECTRICAL DEFECT DETECTION**



#### **Motor Shutdown Mode**

A motor shutdown occurs when:

- The chip temperature rises above the thermal shutdown threshold Ttsd (see Thermal Shutdown Mode).
- The battery voltage goes below UV2 for longer than 15 seconds (see Battery Voltage Management).
- The charge pump voltage goes below the charge pump comparator level for more than 15 seconds.
- Flag  $\leq$ ElDef  $>$  = '1', meaning an electrical problem is detected on one or both coils, e.g. a short circuit.

A motor shutdown leads to the following:

- H−bridges in high impedance mode.
- The <TagPos> register is loaded with the <ActPos>, except in autarkic states.

The conditions to get out of a motor shutdown mode are:

- Reception of a GetFullStatus1 command AND
- The four above causes are no longer detected

This leads to H−bridges going in Ihold mode. Hence, the circuit is ready to execute any positioning command.

This can be illustrated in the following sequence given as an application example. The master can check whether there is a problem or not and decide which application strategy to adopt.





**Important:** While in shutdown mode, since there is no hold current in the coils, the mechanical load can cause a step loss, which indeed cannot be flagged by the AMIS−30624/NCV70624.

**Note:** The Priority Encoder is describing the management of states and commands.

**Warning:** The application should limit the number of consecutive GetFullStatus1 commands to try to get the AMIS−30624/NCV70624 out of shutdown mode when this proves to be unsuccessful, e.g. there is a permanent defect. The reliability of the circuit could be altered since GetFullStatus1 attempts to disable the protection of the H−bridges.

#### **Motion Detection**

Motion detection is based on the back emf generated internally in the running motor. When the motor is blocked, e.g. when it hits the end−stop, the velocity and as a result also the generated back emf, is disturbed. The AMIS−30624/NCV70624 senses the back emf, calculates a

moving average and compares the value with two independent threshold levels: Absolute threshold  $(AbsThr[3:0])$  and Delta threshold  $(\leq DeilThr[3:0])$ . Instructions for correct use of these two levels in combination with three additional parameters (<MinSamples>, <FS2StallEn> and <DC100StEn>) are available in a dedicated Application Note "Robust Motion Control with AMIS−3062x Stepper Motor Drivers".

If the motor is accelerated by a pulling or propelling force and the resulting back emf increases above the Delta threshold  $(+\Delta \text{THR})$ , then  $\leq$  DelStallHi> is set. When the motor is slowing down and the resulting back emf decreases below the Delta threshold (- $\triangle$ THR), then <DelStallLo> is set. When the motor is blocked and the velocity is zero after the acceleration phase, the back emf is low or zero. When this value is below the Absolute threshold, <AbsStall> is set. The <Stall> flag is the OR function of <DelStallLo> OR <DelStallHi> OR <AbsStall>.



**Figure 20. Triggering of the Stall Flags in Function of Measured Backemf and the Set Threshold Levels**

#### **Table 26. TRUTH TABLE**



By design, the motion will only be detected when the motor is running at the maximum velocity, not during acceleration or deceleration.

If the motor is positioning when Stall is detected, an (internal) hardstop of the motor is generated and the <StepLoss> and <Stall> flags are set. These flags can only be reset by sending a GetFullStatus1 command.

If Stall appears during DualPosition then the first phase is cancelled (via internal hardstop) and after timeout Tstab (see AC table) the second phase at Vmin starts.

When the  $\le$ Stall> flag is set the position controller will generate an internal HardStop. As a consequence also the <Steploss> flag will be set. The position in the internal counter will be copied to the <ActPos> register. All flags can be read out with the GetFullStatus1 command.

#### **Important Remark (limited to motion detection flags / parameters):**

Using GetFullStatus1 will read **AND** clear the following flags: <Steploss>, <Stall>, <AbsStall>, <DelStallLo> and <DelStallHi>. New positioning is possible and the <ActPos> register will be further updated.

Motion detection is disabled when the RAM registers <AbsThr[3:0]> and <DelThr[3:0]> are zero. Both levels can be programmed using the  $I<sup>2</sup>C$  command SetStallParam in the registers <AbsThr[3:0]> and <DelThr[3:0]>. Also the OTP register  $$ using the  $I<sup>2</sup>C$  command **SetOTPParam**. These values are copied in the RAM registers during power on reset.





(\*) Not tested in production. Values are approximations.

#### **MinSamples**

<MinSamples[2:0]> is a programmable delay timer. After the zero crossing is detected, the delay counter is started. After the delay time–out (t<sub>delay</sub>) the back–emf sample is taken. For more information please refer to the Application Note "Robust Motion Control with AMIS−3062x Stepper Motor Drivers".

**Table 28. BACK EMF SAMPLE DELAY TIME**

<b>Index</b>	MinSamples[2:0]	$t$ <sub>DELAY</sub> ( $\mu$ s)
$\Omega$	000	87
	001	130
$\overline{2}$	010	174
3	011	217
4	100	261
5	101	304
6	110	348
	111	391

#### **FS2StallEn**

If <AbsThr> or <DelThr> <> 0 (i.e. motion detection is enabled), then stall detection will be activated AFTER the acceleration ramp + an additional number of full−steps, according to the following table:

#### **Table 29. ACTIVATION DELAY OF MOTION DETECTION**



#### **DC100StEn**

When a motor with large bemf is operated at high speed and low supply voltage, then the PWM duty cycle can be as

high as 100%. This indicates that the supply is too low to generate the required torque and might also result in erroneously triggering the stall detection. The bit <DC100StEn> enables stall detection when duty cycle is 100%. For more information please refer to the Application Note "Robust Motion Control with AMIS−3062x Stepper Motor Drivers".

#### **Motion Qualification Mode (\*)**

This mode is useful to debug motion parameters and to verify the stability of stepper motor systems. The motion qualification mode is entered by means of the  $I<sup>2</sup>C$  command TestBemf. The SWI pin will be converted into an analogue output on which the Back EMF integrator output can be measured. Once activated, it can only be stopped after a POR. During the Back emf observation, reading of the SWI state is internally forbidden.

**(\*) Note:** Not applicable for product versions NCV70624DW010G, NCV70624DW010R2G.

More information is available in the Application Note "Robust Motion Control with AMIS−3062x Stepper Motor Drivers".

## **I 2C BUS DESCRIPTION**

## <span id="page-36-0"></span> **General Description**

AMIS−30624/NCV70624 uses a simple bi−directional 2−wire bus for efficient inter−ic control. This bus is called the Inter IC or I2C−bus.

Features include:

- Only two bus lines are required; a serial data line (SDA) and a serial clock line (SCK).
- Each device connected to the bus is software addressable by a unique address and simple master/slave relationships exists at all times; master can operate as master−transmitter or as master receiver.
- Serial, 8−bit oriented, bi−directional data transfers can be made up to 400 kb/s.
- On−chip filtering rejects spikes on the bus data line to preserve data integrity.

#### **Table 30. DEFINITION OF I2C–BUS TERMINOLOGY**

- No need to design bus interfaces because I2C−bus interface is already integrated on−chip.
- IC's can be added to or removed from a system without affecting any other circuits on the bus.

#### **Concept**

The I<sup>2</sup>C−bus consists of two wires, serial data (SDA) and serial clock (SCK), carrying information between the devices connected on the bus. Each device connected to the bus is recognized by a unique address and operates as either a transmitter or receiver, depending on the function of the device. AMIS−30624/NCV70624 can both receive and transmit data. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. AMIS−30624/NCV70624 is a slave device. See Table [31.](#page-41-0)





**Figure 21. Example of an I2C−bus Configuration Using One Microcontroller and Four Slaves**

Figure 21 highlights the master−slave and receiver−transmitter relationships to be found on the I2C−bus. It should be noted that these relationships are not permanent but only depend on the direction of data transfer at that time. The transfer of data would proceed as follows:

- 1. Suppose the microcontroller wants to send information to motordriver\_1:
	- Microcontroller (master) addresses motordriver 1 (slave)
	- Microcontroller (master−transmitter) sends data to motordriver\_1 (slave−receiver)
	- Microcontroller terminates the transfer
- 2. If the microcontroller wants to receive information from motordriver 2:
	- Microcontroller (master) addresses motordriver 2 (slave)
	- Microcontroller (master−receiver) receives data from motordriver 2 (slave–transmitter)
	- Microcontroller terminates the transfer

Even in this case the master generates the timing and terminates the transfer.

Generation of the signals on the I2C−bus is always the responsibility of the master device. It generates its own clock signal when transferring data on the bus. Bus clock signals from a master can only be altered when they are stretched by a slow slave device holding−down the clock line.

#### **General Characteristics**



**Figure 22. Connection of a Device to the I2C−bus**

Both SDA and SCK are bi−directional lines connected to a positive supply voltage via a pull−up resistor (see Figure 22). When the bus is free both lines are HIGH. The output stages of the devices connected to the bus must have an open drain to perform the wired−AND function. Data on the I2C−bus can be transferred up to 400 kb/s in fast mode. The number of interfaces connected to the bus is dependent on the maximum bus capacitance limit (See  $C_B$  in Table [6\)](#page-7-0) and the available number of addresses.

#### **Bit Transfer**

The levels for logic '0' (LOW) and '1' (HIGH) are not fixed in the I<sup>2</sup>C standard but dependent on the used  $V_{DD}$ level. Using AMIS−30624/NCV70624, the levels are specified in Table [5](#page-5-0). One clock pulse is generated for each data bit transferred.

#### **Data Validity**

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW (See Figure 23).



**Figure 23. Bit Transfer on the I2C−bus**

#### **START and STOP Conditions**

Within the procedure of the I2C−bus, unique situations arise, which are defined as START (S) and STOP (P) conditions (See Figure 24).

A HIGH to LOW transition on the SDA line while SCK is HIGH is one such unique case. This situation indicates a START condition. LOW to HIGH transition on the SDA line while SCK is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition. The bus free situation is specified as  $t_{\text{BUE}}$  in Table [6](#page-7-0).

The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. In this respect, the START (S) and repeated START (Sr) conditions are functionally identical (See Figure [25](#page-38-0)). The symbol S will be used to represent START and repeated START, unless otherwise noted.



**Figure 24. START and STOP Conditions**

#### <span id="page-38-0"></span>**Transferring Data**

#### **Byte Format**

Every byte put on the SDA line must be 8−bits long. The number of bytes that can be transmitted per transfer to AMIS−30624/NCV70624 is restricted to eight. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (See Figure 25). If a slave can't receive or transmit another complete byte of data, it can hold the clock line SCK LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCK.



**Figure 25. Data Transfer on the I2C−bus**

#### **Acknowledge**

Data transfer with acknowledge is obligatory. The acknowledge−related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse (see Figure 26). Of course, set−up and hold times must also taken into account (see Table [6](#page-7-0)). When AMIS−30624/NCV60624 doesn't acknowledge the slave address, the data line will be left HIGH. The master can than generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If AMIS−30624/NCV60624 as slave−receiver does acknowledge the slave address but later in the transfer cannot receive any more data bytes, this is indicated by generating a not−acknowledge on the first byte to follow. The master generates than a STOP or a repeated START condition.

If a master−receiver is involved in the transfer, it must signal the end of data to the slave−transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. AMIS−30624/NCV70624 as slave−transmitter shall release the data line to allow the master to generate STOP or repeated START condition.



**Figure 26. Acknowledge on the I2C−bus**

#### **Clock Generation**

**SCK** 

SDA

The master generates the clock on the SCK line to transfer messages on the I<sup>2</sup>C−bus. Data is only valid during the HIGH period of the clock.

#### **Data Formats with 7−bit Addresses**

Data transfers follow the format shown in Figure 27. After the START condition (S), a slave address is sent. This





ADDRESS R/W ACK DATA ACK DATA ACK

However, if a master still wishes to communicate on the bus, it can generate a repeated START (Sr) and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.

#### **Data Transfer Formats**

condition

#### **Writing Data to AMIS−30624/NCV70624**

When writing to AMIS−30624/NCV70624, the master−transmitter transmits to slave−receiver and the transfer direction is not changed. A complete transmission consists of:

◆ Start condition

- The slave address (7−bit)
- Read/Write bit ( $0'$  = write)
- Acknowledge bit

generated by the master.

 Any further data bytes are followed by an acknowledge bit. The acknowledge bit is used to signal a correct reception of the data to the transmitter. In this case the AMIS−30624/NCV70624 pulls the SDA line to '0'. The AMIS−30624/NCV70624 reads the incoming data at SDA on every rising edge of the SCK signal

condition

address is 7−bit long followed by an eighth bit which is a data direction bit  $(R/W)$  – a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P)

 $\triangleleft$  Stop condition to finish the transmission



**Figure 28. Master Writing Data to AMIS−30624/NCV70624**

Some commands for the AMIS−30624/NCV70624 are supporting eight bytes of data, other commands are transmitting two bytes of data. See Table [31](#page-41-0).

#### **Reading Data to AMIS−30624/NCV70624**

When reading data from AMIS−30624/NCV70624 two transmissions are needed:

- 1. The first transmission consists of two bytes of data:
	- The first byte contains the slave address and the write bit.
	- The second byte contains the address of an internal register in the AMIS−30624/NCV70624. This internal register address is stored in the circuit RAM.



**Figure 30. Master Reading Data from AMIS−30624/NCV70624: Second Transmission is Reading Data**

Notes:

- 1. Each byte is followed by an acknowledgment bit as indicated by the A or  $\overline{A}$  in the sequence.
- 2. I<sup>2</sup>C−bus compatible devices must reset their bus logic on receipt of a START condition such that they all anticipate the sending of a slave address, even if these START conditions are not positioned according to the proper format.
	- 3. A START condition immediately followed by a STOP condition (void message) is an illegal format.

#### **7−bit Addressing**

The addressing procedure for the I<sup>2</sup>C−bus is such that the first byte after the START condition usually determines which slave will be selected by the master. The exception is the general call address which can call all devices. When this address is used all devices should respond with an acknowledge. The second byte of the general call address then defines the action to be taken.

#### **Definition of Bits in the First Byte**

The first seven bits of the first byte make up the slave address. The eighth bit is the least significant bit (LSB). It determines the direction of the message. If the LSB is a "zero" it means that the master will write information to a selected slave. A "one" in this position means that the master will read information from the slave. When an address is sent, each device in a system compares the first seven bits after the START condition with its address. If they match, the device considers itself addressed by the master as a slave–receiver or slave–transmitter, depending on the  $R/\overline{W}$ bit.



**Figure 31. First Byte after START Procedure**

AMIS−30624/NCV70624 is provided with a physical address in order to discriminate this circuit from other circuits on the  $I<sup>2</sup>C$  bus. This address is coded on seven bits (two bits being internally hardwired to '1'), yielding the theoretical possibility of 32 different circuits on the same bus. It is a combination of four OTP memory bits (OTP Memory Structure OPEN) and of the externally hardwired address bits (pin HW). HW must either be connected to ground or to  $V_{bat}$ . When HW is not connected and is left floating, correct functionality of the positioner is not guaranteed. The motor will be driven to the programmed secure position (See Hardwired Address – OPEN).



**Figure 32. First Byte after START Procedure**

#### **General Call Address**

The AMIS−30624/NCV70624 supports also a "general call" address "000 0000", which can address all devices. When this address is used all devices should respond with an acknowledge. The second byte of the general call address then defines the action to be taken.

## **I 2C APPLICATION COMMANDS**

#### <span id="page-41-0"></span>**Introduction**

Communications between the AMIS−30624/NCV70624 and a 2−wire serial bus interface master takes place via a large set of commands.

Reading commands are used to:

- Get actual status information, e.g. error flags
- Get actual position of the stepper motor
- Verify the right programming and configuration of the AMIS−30624/NCV70624.

Writing commands are used to:

- Program the OTP memory
- Configure the positioner with motion parameters (max/min speed, acceleration, stepping mode, etc.)
- Provide target positions to the Stepper motor

The I<sup>2</sup>C−bus master will have to use commands to manage the different application tasks the AMIS−30624/NCV70624 can feature. The commands summary is given in Table 31.

## **Commands Table**

## **Table 31. I2C COMMANDS WITH CORRESPONDING ROM POINTER**



These commands are described hereafter, with their corresponding  $I<sup>2</sup>C$  frames. Refer to Data Transfer Formats for more details. A color coding is used to distinguish between master and slave parts within the frames. An example is shown below.





## **Application Commands**

#### **GetFullStatus1**

This command is provided to the circuit by the master to get a complete status of the circuit and of the stepper motor. Refer to Tables [19](#page-27-0) and [20](#page-28-0) to see the meaning of the parameters sent back to the I2C master.

**Note**:A GetFullStatus1 command will attempt to reset flags <TW>, <TSD>, <UV2>, <ElDef>, <StepLoss>, <CPFail>, <OVC1>, <OVC2>, and <VddReset>.

GetFullStatus1 corresponds to the following I<sup>2</sup>C command frame:

#### **Table 32. GetFullStatus1 COMMAND FRAME**



#### **Table 33. GetFullStatus1 RESPONSE FRAME**



**Where:**



#### **GetFullStatus2**

This command is provided to the circuit by the master to get the actual, target and secure position of the stepper motor. Both the actual and target position are returned in signed two's complement 16−bit format. Secure position is coded in 10−bit format. According to the programmed stepping mode the LSBs of ActPos[15:0] and TagPos[15:0] may have no meaning and should be assumed to be '0'. This command also gives additional information concerning stall detection. Refer to Tables [19](#page-27-0) and [20](#page-28-0) to see the meaning of the parameters sent back to the I2C master.

GetFullStatus2 corresponds to the following I2C command frame:

#### **Table 34. GetFullStatus2 COMMAND FRAME**



#### **Table 35. GetFullStatus2 RESPONSE FRAME**







#### **GetOTPParam**

This command is provided to the circuit by the  $I<sup>2</sup>C$  master to read the content of the OTP memory. More information can be found in OTP Memory Structure corresponds to the following  $I<sup>2</sup>C$  command frame:.

#### GetOTPParam

#### **Table 36. GetOTPParam COMMAND FRAME**



#### **Table 37. GetOTPParam RESPONSE FRAME**



#### **GotoSecurePosition**

This command is provided by the I<sup>2</sup>C master to one or all the stepper motors to move to the secure position SecPos[10:0]. See the priority encoder corresponds to

the following I<sup>2</sup>C command frame: description for more details. The priority encoder table also acknowledges the cases where a GotoSecurePosition command will be ignored.

GotoSecurePosition

#### **Table 38. GotoSecurePosition COMMAND FRAME**



#### **HardStop**

This command will be internally triggered when an electrical problem is detected in one or both coils, leading to shutdown mode. If this occurs while the motor is moving, the  $\leq$ StepLoss> flag is raised to allow warning of the I<sup>2</sup>C

master at the next GetStatus1 command that steps may have been lost. Once the motor is stopped, ActPos register is copied into TagPos register to ensure keeping the stop position. The I<sup>2</sup>C master for some safety reasons can also issue a HardStop command.

HardStop corresponds to the following I<sup>2</sup>C command frame:

#### **Table 39. HardStop COMMAND FRAME**



#### **ResetPosition**

This command is provided to the circuit by the  $I<sup>2</sup>C$  master to reset ActPos and TagPos registers to zero. This can be helpful to prepare for instance a relative positioning.

ResetPosition corresponds to the following I<sup>2</sup>C command frame:

#### **Table 40. ResetPosition COMMAND FRAME**



#### **ResetToDefault**

This command is provided to the circuit by the  $I<sup>2</sup>C$  master in order to reset the whole slave node into the initial state. ResetToDefault will, for instance, overwrite the RAM with the reset state of the registers parameters (see Table [19](#page-27-0)). This is another way for the  $I<sup>2</sup>C$  master to initialize a slave node in case of emergency, or simply to refresh the RAM content.

**Note**: ActPos and TagPos are not modified by a ResetToDefault command.

**Important**: Care should be taken not to send a ResetToDefault command while a motion is ongoing, since this could modify the motion parameters in a way forbidden by the position controller.

ResetToDefault corresponds to the following  $I<sup>2</sup>C$  command frame:

#### **Table 41. ResetToDefault COMMAND FRAME**



#### **RunVelocity**

This command is provided to the circuit by the  $I<sup>2</sup>C$  master in order to put the motor in continuous motion state.

RunVelocity corresponds to the following  $I<sup>2</sup>C$  command frame:

#### **Table 42. RunVelocity COMMAND FRAME**



#### **SetDualPosition**

This command is provided to the circuit by the  $I<sup>2</sup>C$  master in order to perform a positioning of the motor using two different velocities. See Section Dual Positioning.

**Note**: This sequence cannot be interrupted by another positioning command.

**Important**: If for some reason ActPos equals Pos1[15:0] at the moment the SetDualPosition

#### **SetDualPosition**

**Table 43. SetDualPosition COMMAND FRAME**

command is issued, the circuit will enter in deadlock state. Therefore, the application should check the actual position by a GetFullStatus2 corresponds to the following I<sup>2</sup>C command frame command prior to starting a dual positioning. Another solution may consist of programming a value out of the stepper motor range for Pos1[15:0]. For the same reason  $Pos2[15:0]$  should not be equal to Pos1[15:0].



#### **Where**:



#### **SetStallParam**

This command sets the motion detection parameters and the related stepper motor parameters, such as the minimum and maximum velocity, the run− and hold current, acceleration and step−mode. See Motion Detection corresponds to the following  $I<sup>2</sup>C$  command frame for the meaning of these parameters.

#### SetStallParam

#### **Table 44. SetStallParam COMMAND FRAME**



#### **SetMotorParam**

This command is provided to the circuit by the I<sup>2</sup>C master to set the values for the stepper motor parameters (listed below) in RAM. Refer to Table [19](#page-27-0) to see the meaning of the parameters sent by the I2C master.

**Important**: If a SetMotorParam occurs while a motion is ongoing, it will modify at once the motion parameters (see

#### SetMotorParam

#### **Table 45. SetMotorParam COMMAND FRAME**

Position Controller corresponds to the following I<sup>2</sup>C command frame:). Therefore the application should not change parameters other than Vmax while a motion is running, otherwise correct positioning cannot be guaranteed.



#### **SetOTPParam**

This command is provided to the circuit by the  $I<sup>2</sup>C$  master to program and zap the OTP data D[7:0] in OTP address OTPA[2:0].

**Important**: This command must be sent under a specific V<sub>BB</sub> voltage value. See parameter V<sub>BB</sub>OTP in Table [5.](#page-5-0) This is a mandatory condition to ensure reliable zapping.

SetOTPParam corresponds to the following  $I<sup>2</sup>C$  command frame:

#### **Table 46. SetOTPParam COMMAND FRAME**



Where:

OTPA[2:0]: OTP address D[7:0]: Corresponding OTP data

#### **SetPosition**

This command is provided to the circuit by the  $I<sup>2</sup>C$  master to drive the motor to a given absolute position. See Positioning (see Priority Encoder) for more details. The priority encoder table acknowledges the cases where a SetPosition command will be ignored.

SetPosition corresponds to the following I<sup>2</sup>C command frame:

#### **Table 47. SetPosition COMMAND FRAME**



Where:

Pos [15:0] Signed 16−bit position set–point for motor.

#### **SoftStop**

This command will be internally triggered when the chip temperature rises above the thermal shutdown threshold (see Table [5](#page-5-0) and the Temperature Management Section). It provokes an immediate deceleration to Vmin (see Minimum Velocity corresponds to the following  $I<sup>2</sup>C$  command frame:) followed by a stop, regardless of the position reached. Once the motor is stopped, TagPos register is overwritten with value in ActPos register to ensure keeping the stop position. The  $I<sup>2</sup>C$  Master for some safety reasons can also issue a SoftStop command.

#### SoftStop

#### **Table 48. SoftStop COMMAND FRAME**



#### **TestBemf**

This command is provided to the circuit by the  $I<sup>2</sup>C$  master in order to output the Bemf integrator output to the SWI output of the chip. Once activated, it can be stopped only

after POR. During the Bemf observation, reading of the SWI state is internally forbidden.

TestBemf corresponds to the following  $I<sup>2</sup>C$  command frame:

#### **Table 49. TestBemf COMMAND FRAME**



#### **PACKAGE DIMENSIONS**

**SOIC 20 W** CASE 751AQ−01 ISSUE O

<span id="page-49-0"></span>

#### **PACKAGE DIMENSIONS**

**NQFP−32, 7x7** CASE 560AA-01 ISSUE O







**NQFP−32, 7x7** CASE 560AA−01 ISSUE O



DETAIL G VIEW ROTATED 90' CLOCKWISE



The products described herein (AMIS−30624, NCV70624) may be covered by the following U.S. patents: 7,271,993 and 7,288,956. There may be other patents pending.

ON Semiconductor and <sup>(DK)</sup> are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability<br>arising out of the application or us operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights<br>nor the rights of others. SCILLC produc intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against all associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

**N. American Technical Support**: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

**ON Semiconductor Website**: **www.onsemi.com**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5773−3850

**Order Literature**: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative