



**MB91F583AMG/AMH/AMJ/AMK/ASG/ASH/ASJ/ASK**  
**MB91F584AMG/AMH/AMJ/AMK/ASG/ASH/ASJ/ASK**  
**MB91F585AMG/AMH/AMJ/AMK/ASG/ASH/ASJ/ASK**

## MB91580M/S Series, FR81S 32-bit Microcontroller Datasheet

This series is a Cypress 32-bit microcontroller for automobile motor control. They use the FR81S CPU that is compatible with the FR family.

### Features

#### FR81S CPU Core

- 32-bit RISC, load/store architecture, pipeline 5-stage structure
- Maximum operating frequency: 128MHz (Source oscillation= 4.0MHz, 32 multiplied ( PLL clock multiplication system) )
- General-purpose register: 32 bits × 16 sets
- 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instructions appropriate to embedded applications
  - Memory-to-memory transfer instructions
  - Bit manipulation instructions
  - Barrel shift instructions
- High-level language support instructions
  - Function entry/exit instructions
  - Register content multi-load and store instructions
- Bit search instructions  
Logical 1 detection, 0 detection, and change-point detection
- Branch instructions with delay slot  
Overhead decrement during branch process
- Register interlock function  
Easy assembler writing
- Built-in multiplier and instruction level support
  - Signed 32-bit multiplication: 5 cycles
  - Signed 16-bit multiplication: 3 cycles
- Interrupt (PC/PS saving)  
6 cycles (16 priority levels)
- The Harvard architecture allows simultaneous execution of program and data access.
- Instruction compatibility with the FR family
- Built-in memory protection function (MPU)
  - Eight protection areas can be specified commonly for instructions and data.
  - Control access privilege in both privilege mode and user mode
- Built-in FPU (floating-point operation)
  - IEEE754 compliant
  - Floating-point register: 32 bits × 16 sets

#### Peripheral functions

- Clock generation (SSCG function is available)
  - Main oscillation (4 MHz to 20 MHz)
  - PLL multiplication rate:1 to 32 times
- CR oscillation
  - Oscillation frequency: 100kHz, with frequency accuracy ± 50% (pre-trimming)
  - Trimming is enabled
  - To be used as a count clock of hardware watchdog
  - Oscillation stop feature during standby is not available  
MB91F583AMJ/F584AMJ/F585AMJ/F583AMK/F584AMK/F585AMK  
MB91F583ASJ/F584ASJ/F585ASJ/F583ASK/F584ASK/F585ASK
  - Oscillation stop feature during standby is available  
MB91F583AMG/F584AMG/F585AMG/F583AMH/F584AMH/F585AMH  
MB91F583ASG/F584ASG/F585ASG/F583ASH/F584ASH/F585ASH
- Built-in program flash memory capacity  
MB91F583: 256+64 Kbytes  
MB91F584: 384+64 Kbytes  
MB91F585: 512+64 Kbytes
- Built-in data flash (WorkFlash) 64 Kbytes
- Built-in RAM capacity
  - Main RAM  
MB91F583: 32 Kbytes  
MB91F584: 48 Kbytes  
MB91F585: 48 Kbytes
  - Backup RAM 8 Kbytes
- General-purpose port:  
MB91F583AM/F584AM/F585AM 76 ports  
Including eight I<sup>2</sup>C pseudo open drain corresponding ports  
MB91F583AS/F584AS/F585AS 44ports  
Including two I<sup>2</sup>C pseudo open drain corresponding ports

■ DMA controller

- Up to 8 channels can be started simultaneously.
- 2 transfer factors (Internal peripheral request and software)

■ External interrupt input

MB91F583AM/F584AM/F585AM: 8 channels  
 MB91F583AS/F584AS/F585AS: 7 channels  
 Level ("H" / "L") or edge detection (rising or falling) enabled

■ Multi-function serial communication (built-in transmission/reception FIFO memory)

MB91F583AM/F584AM/F585AM: 4 channels  
 MB91F583AS/F584AS/F585AS: 2 channels

- UART (Asynchronous serial interface)
  - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
  - Parity or no parity is selectable.
  - Built-in dedicated baud rate generator
  - An external clock can be used as the transfer clock
  - Parity, frame, and overrun error detection functions provided
  - DMA transfer supported
- CSIO (Synchronous serial interface)
  - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
  - SPI supported; master and slave systems supported; 5 to 16, 20, 24, 32-bit data length can be set.
  - Built-in dedicated baud rate generator (Master operation)
  - An external clock can be entered. (Slave operation)
  - Overrun error detection function is provided.
  - Built-in chip selection function
  - DMA transfer supported
- LIN interface (v2.1)
  - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
  - LIN protocol revision 2.1 supported.
  - Master and slave systems supported
  - Framing error and overrun error detection
  - LIN sync break generation and detection; LIN sync delimiter generation
  - Built-in dedicated baud rate generator
  - An external clock can be adjusted by the reload counter.
  - DMA transfer supported
- I<sup>2</sup>C
  - MB91F583AM/F584AM/F585AM: Supported for 3 channels: ch.0, ch.2, and ch.3

MB91F583AS/F584AS/F585AS: Supported for 1 channel: ch.0

- Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
- Standard mode (Max. 100 kbps) / high-speed mode (Max. 400 kbps) supported
- DMA transfer supported (for transmission only)

■ CAN controller (CAN)

MB91F583AM/F584AM/F585AM: 2 channels  
 MB91F583AS/F584AS/F585AS: 1 channel

- Transfer speed: Up to 1Mbps
- 64-transmission/reception message buffering

■ FlexRay controller

MB91F583AMG/F584AMG/F585AMG/F583AMJ/F584AMJ/F585AMJ/  
 F583ASG/F584ASG/F585ASG/F583ASJ/F584ASJ/F585ASJ: 1 unit (ch.A/ch.B)

- FlexRay Specifications Version 2.1 supported
- Up to 128 message buffers
- 8K bytes of message RAM
- Variable length of message buffers
- Each message buffer can be allocated as a part of reception buffer, transmission buffer or reception FIFO memory
- Host access to the message buffer via input and output buffers
- Filtering for slot counter, cycle counter and channels
- Maskable interrupts are supported

■ PPG: 16 bits × 6 channels

■ Reload timer: 16 bits × 4 channels

■ A/D converter (successive approximation type)

- 12-bit resolution
  - MB91F583AM/F584AM/F585AM: 3 units (23 channels)
  - MB91F583AS/F584AS/F585AS: 3 units (17 channels)
- Conversion time: 1 μs

■ Free-run timer

16 bits × 6 channels (1 channel can be selected for input capture, and 1 channel for output compare.)

■ Input capture: 16 bits × 4 channels (linked to the free-run timer)

■ Output compare: 16 bits × 7 channels (linked to the free-run timer)

■ Waveform generator: 2 units (7 channels)

■ 10-bit D/A converter: 1 channel

■ Calibration: The hardware watchdog for CR oscillation drive

The CR oscillation frequency can be trimmed.

- Clock Supervisor
  - Anomaly supervisory feature (by damaged quartz, etc.) of external main oscillation (4MHz)
  - When anomaly is detected, clock is switched to CR.
- Up/ down counter: 2 channels
  - 8/16-bit Up/ down counter
- Base timer: 2 channels
  - 16-bit timer
  - Any of four PWM/PPG/PWC/reload timer functions can be selected and used.
  - As for the functions of PWC and reload timer, 2 channels of cascade mode can be used as 32-bit timer.
- CRC generation
- Watchdog timer
  - Hardware watchdog
  - Software watchdog
- NMI
- Interrupt controller
- Interrupt request batch read
 

Multiple interrupts from peripherals can be read by a series of registers.
- I/O relocation (MB91F583AM/F584AM/F585AM)
 

Change of pin position of peripheral functions
- Low-power consumption mode
  - Sleep/Stop/Watch
  - Stop (Power shutdown)/Watch (Power shutdown)
- Power-on reset
- Low-voltage detection reset (external low-voltage detection)
- Low-voltage detection reset (internal low-voltage detection)
- Package
 

MB91F583AM/F584AM/F585AM:	LQFP-100
MB91F583AS/F584AS/F585AS:	LQFP-64
- CMOS 90 nm technology
- Power supplies
  - Single 5V power supply
  - The voltage step-down circuit brings the 5.0V down to generate 1.2V internally
  - I/O 5.0V

## Contents

<b>1. Product Lineup .....</b>	<b>5</b>
<b>2. Pin Assignment.....</b>	<b>11</b>
<b>3. Pin Description .....</b>	<b>13</b>
<b>4. I/O Circuit Type .....</b>	<b>25</b>
<b>5. Handling Precautions.....</b>	<b>31</b>
<b>6. Handling Devices.....</b>	<b>34</b>
<b>7. Block Diagram.....</b>	<b>37</b>
<b>8. Memory Map.....</b>	<b>39</b>
<b>9. I/O Map.....</b>	<b>40</b>
<b>10. Interrupt Vector Table.....</b>	<b>117</b>
<b>11. Electrical Characteristics.....</b>	<b>124</b>
11.1 Absolute Maximum Ratings .....	124
11.2 DC Characteristics.....	127
11.3 AC Characteristics .....	134
11.3.1 Main Clock Timing .....	134
11.3.2 Reset input.....	137
11.3.3 Power-on Conditions .....	138
11.3.4 Multi-function Serial .....	139
11.3.5 Timer Input Timing .....	157
11.3.6 Trigger Input Timing .....	157
11.3.7 NMI Input Timing.....	158
11.3.8 Low-voltage Detection (External Low-voltage Detection).....	159
11.3.9 Low-voltage Detection (Internal Low-voltage Detection).....	159
11.4 A/D Converter .....	160
11.4.1 Electrical Characteristics .....	160
11.4.2 Definition of Terms .....	161
11.4.3 Notes on Using A/D Converter.....	161
11.5 D/A Converter .....	163
11.6 Flash memory .....	163
11.6.1 Electrical Characteristics .....	163
11.6.2 Notes .....	164
<b>12. Example Characteristics .....</b>	<b>165</b>
<b>13. Ordering Information.....</b>	<b>169</b>
<b>14. Package Dimensions.....</b>	<b>170</b>
<b>15. Major Changes.....</b>	<b>172</b>

## 1. Product Lineup

### MB91580AM Series Product Lineup Comparison

#### ■ Memory size

Items	MB91F583AMG MB91F583AMH MB91F583AMJ MB91F583AMK	MB91F584AMG MB91F584AMH MB91F584AMJ MB91F584AMK	MB91F585AMG MB91F585AMH MB91F585AMJ MB91F585AMK
Flash memory capacity (program)	256+64 Kbytes	384+64 Kbytes	512+64 Kbytes
Flash memory capacity (work)	64 Kbytes		
RAM capacity (main)	32 Kbytes	48 Kbytes	48 Kbytes
RAM capacity (backup)	8 Kbytes		

#### ■ Function

Items	MB91F583AMG MB91F584AMG MB91F585AMG	MB91F583AMH MB91F584AMH MB91F585AMH	MB91F583AMJ MB91F584AMJ MB91F585AMJ	MB91F583AMK MB91F584AMK MB91F585AMK
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during standby	Provided	Provided	Not provided	Not provided
External bus interface	Not provided			
DMA transfer	8 channels			
16-bit base timer	2 channels			
Free-run timer	6 channels			
Input capture	4 channels			
Output compare	7 channels			
Waveform generator	2 units (7 channels)			
16-bit reload timer	4 channels			
PPG	6 channels			
External interrupt	8 channels			
A/D converter	3 units (23 channels)			
R/D converter	Not provided			
D/A converter	Provided			
Up/ down counter	2 channels			
Multi-function serial interface	4 channels			
CAN	64msb × 2 channels (ch.0/ch.1)			
FlexRay	128msb × 1 unit (ch.A / ch.B)	Not provided	128msb × 1 unit (ch.A / ch.B)	Not provided
Software watchdog	Provided			
Hardware watchdog	Provided			

Items	MB91F583AMG MB91F584AMG MB91F585AMG	MB91F583AMH MB91F584AMH MB91F585AMH	MB91F583AMJ MB91F584AMJ MB91F585AMJ	MB91F583AMK MB91F584AMK MB91F585AMK
CRC generation	2 channels			
Low-voltage detection reset (internal low-voltage detection)	Provided			
Low-voltage detection reset (external low-voltage detection)	Provided			
Device package	LQFP-100			
Debug interface	Built-in OCD (On Chip Debug Unit)			

## MB91580AS Series Product Lineup Comparison

### ■ Memory size

Items	MB91F583ASG MB91F583ASH MB91F583ASJ MB91F583ASK	MB91F584ASG MB91F584ASH MB91F584ASJ MB91F584ASK	MB91F585ASG MB91F585ASH MB91F585ASJ MB91F585ASK
Flash memory capacity (program)	256+64 Kbytes	384+64 Kbytes	512+64 Kbytes
Flash memory capacity (work)	64 Kbytes		
RAM capacity (main)	32 Kbytes	48 Kbytes	48 Kbytes
RAM capacity (backup)	8 Kbytes		

### ■ Function

Items	MB91F583ASG MB91F584ASG MB91F585ASG	MB91F583ASH MB91F584ASH MB91F585ASH	MB91F583ASJ MB91F584ASJ MB91F585ASJ	MB91F583ASK MB91F584ASK MB91F585ASK
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during standby	Provided	Provided	Not provided	Not provided
External bus interface	Not provided			
DMA transfer	8 channels			
16-bit base timer	2 channels			
Free-run timer	6 channels			
Input capture	4 channels			
Output compare	7 channels			
Waveform generator	2 units (7 channels)			
16-bit reload timer	4 channels			
PPG	6 channels			
External interrupt	7 channels			
A/D converter	3 units (17 channels)			
R/D converter	Not provided			
D/A converter	Provided			
Up/ down counter	2 channels			
Multi-function serial interface	2 channels			
CAN	64msb × 1 channel (ch.0)			
FlexRay	128msb × 1unit (ch.A / ch.B)	Not provided	128msb × 1unit (ch.A / ch.B)	Not provided
Software watchdog	Provided			
Hardware watchdog	Provided			
CRC generation	2 channels			

Items	MB91F583ASG MB91F584ASG MB91F585ASG	MB91F583ASH MB91F584ASH MB91F585ASH	MB91F583ASJ MB91F584ASJ MB91F585ASJ	MB91F583ASK MB91F584ASK MB91F585ASK
Low-voltage detection reset (internal low-voltage detection)	Provided			
Low-voltage detection reset (external low-voltage detection)	Provided			
Device package	LQFP-64			
Debug interface	Built-in OCD (On Chip Debug Unit)			



**MB91580L Series Product Lineup Comparison**
**■ Memory size**

Items	MB91F585LA MB91F585LB MB91F585LC MB91F585LD	MB91F586LA MB91F586LB MB91F586LC MB91F586LD	MB91F587LA MB91F587LB MB91F587LC MB91F587LD
Flash memory capacity (program)	512+64 Kbytes	768+64 Kbytes	1024+64 Kbytes
Flash memory capacity (work)	64 Kbytes		
RAM capacity (main)	48 Kbytes	64 Kbytes	96 Kbytes
RAM capacity (backup)	8 Kbytes		

**■ Function**


Items	MB91F585LA MB91F586LA MB91F587LA	MB91F585LB MB91F586LB MB91F587LB	MB91F585LC MB91F586LC MB91F587LC	MB91F585LD MB91F586LD MB91F587LD
System clock	On-chip PLL clock multiplication system (Up to 32 times of multiplication) Minimum instruction execution time: 7.81ns (128MHz, source oscillation 4MHz × 32 times of multiplication)			
CR oscillation	Provided			
Oscillation stop feature during standby	Provided	Provided	Not provided	Not provided
External bus interface	Not provided	Address: 22 bits Data: 16 bits	Not provided	Address: 22 bits Data: 16 bits
DMA transfer	8 channels			
16-bit base timer	2 channels			
Free-run timer	6 channels			
Input capture	8 channels			
Output compare	12 channels			
Waveform generator	2 units (12 channels)			
16-bit reload timer	4 channels			
PPG	24 channels			
External interrupt	8 channels			
A/D converter	3 units (24 channels)			
R/D converter	Provided	Not provided	Provided	Not provided
D/A converter	Not provided	Provided	Not provided	Provided
Up/ down counter	2 channels			
Multi-function serial interface	5 channels			
CAN	64 msb × 3 channels (ch.0/ch.1/ch.2)			
FlexRay	128 msb × 1 unit (ch.A / ch.B)			
Software watchdog	Provided			
Hardware watchdog	Provided			
CRC generation	1 channel			

Items	MB91F585LA MB91F586LA MB91F587LA	MB91F585LB MB91F586LB MB91F587LB	MB91F585LC MB91F586LC MB91F587LC	MB91F585LD MB91F586LD MB91F587LD
Low-voltage detection reset (internal low-voltage detection)	Provided			
Low-voltage detection reset (external low-voltage detection)	Provided			
Device package	LQFP-144			
Debug interface	Built-in OCD (On Chip Debug Unit)			


Note: For details on the MB91580L series, see the "MB91580L Series HARDWARE MANUAL".

## 2. Pin Assignment

### LQFP-100 Pin Assignment MB91F583AM/F584AM/F585AM



**LQFP-64 Pin Assignment MB91F583AS/F584AS/F585AS**



### 3. Pin Description

MB91F583AM/F584AM/F585AM

Pin No.	Pin name	I/O circuit type*	Function
83	X0	A	Main clock oscillation input pin
84	X1		Main clock oscillation output pin
67	NMIX	B	Interrupt input pin without mask
88	RSTX	B	External reset input pin
81	MD0	C	Mode pin 0 (with high-voltage control)
82	MD1	C	Mode pin 1 (with high-voltage control)
2	P000	D	General-purpose I/O port
4	P001	D	General-purpose I/O port
7	P002	D	General-purpose I/O port
9	P003	D	General-purpose I/O port
11	P004	D	General-purpose I/O port
13	P005	D	General-purpose I/O port
15	P006	D	General-purpose I/O port
17	P007	D	General-purpose I/O port
19	P010	F	General-purpose I/O port
	IN0		16-bit input capture ch.0 external pulse input pin
	AN0		ADC analog 0 input pin
20	P011	F	General-purpose I/O port
	IN1		16-bit input capture ch.1 external pulse input pin
	AN1		ADC analog 1 input pin
21	P012	F	General-purpose I/O port
	IN2		16-bit input capture ch.2 external pulse input pin
	AN2		ADC analog 2 input pin
22	P013	F	General-purpose I/O port
	IN3		16-bit input capture ch.3 external pulse input pin
	AN3		ADC analog 3 input pin
23	P014	F	General-purpose I/O port
	TRG1		PPG ch.4, ch.5 external trigger
	AN4		ADC analog 4 input pin
24	P015	F	General-purpose I/O port
	AN5		ADC analog 5 input pin
27	P016	G	General-purpose I/O port
	AN6		ADC analog 6 input pin
	INT6		INT6 external interrupt input pin

Pin No.	Pin name	I/O circuit type*	Function
29	P017	G	General-purpose I/O port
	AN7		ADC analog 7 input pin
	INT5		INT5 external interrupt input pin
35	P020	D	General-purpose I/O port
	SCK1		Multi-function serial ch.1 clock I/O pin
	TRG0		PPG ch.0 to ch.3 external trigger
36	P021	L	General-purpose I/O port
	SIN1		Multi-function serial ch.1 serial data input pin
	TXENB		FlexRay ch.B operation enable output pin
	INT0		INT0 external interrupt input pin
37	P022	K	General-purpose I/O port
	SOT1		Multi-function serial ch.1 serial data output pin
	RXDB		FlexRay ch.B data input pin
38	P023	K	General-purpose I/O port
	SCS1		Multi-function serial ch.1 serial chip select I/O pin
	TXDB		FlexRay ch.A operation enable output pin
39	P024	D	General-purpose I/O port
	PPG0		PPG ch.0 output pin
	STOPWT		FlexRay Stopwatch input pin
40	P025	K	General-purpose I/O port
	PPG1		PPG ch.1 output pin
	TXENA		FlexRay ch.A operation enable output pin
41	P026	K	General-purpose I/O port
	PPG2		PPG ch.2 output pin
	RXDA		FlexRay ch.A data input pin
42	P027	K	General-purpose I/O port
	PPG3		PPG ch.3 output pin
	TXDA		FlexRay ch.A data output pin
53	P030	M	General-purpose I/O port
	DAOUT		DAC analog output pin
54	P031	F	General-purpose I/O port
	AN14		ADC analog 14 input pin

Pin No.	Pin name	I/O circuit type*	Function
55	P032	F	General-purpose I/O port
	AN13		ADC analog 13 input pin
61	P033	F	General-purpose I/O port
	TIOB1		Base timer ch.1 TIOB input pin
	TOT3		Reload timer ch.3 output pin
	AN12		ADC analog 12 input pin
62	P034	F	General-purpose I/O port
	TIOA1		Base timer ch.1 TIOA I/O pin
	TIN3		Reload timer ch.3 event input pin
	AN11		ADC analog 11 input pin
63	P035	F	General-purpose I/O port
	TIOB0		Base timer ch.0 TIOB input pin
	TOT2		Reload timer ch.2 output pin
	AN10		ADC analog 10 input pin
64	P036	F	General-purpose I/O port
	TIOA0		Base timer ch.0 TIOA output pin
	TIN2		Reload timer ch.2 event input pin
	AN9		ADC analog 9 input pin
68	P037	F	General-purpose I/O port
	AN8		ADC analog 8 input pin
71	P040	H	General-purpose I/O port
	SOT0_0		Multi-function serial ch.0 serial data output pin (0)/ I <sup>2</sup> C ch.0 serial data I/O pin (SDA)
72	P041	H	General-purpose I/O port
	SCK0_0		Multi-function serial ch.0 clock I/O pin (0)/ I <sup>2</sup> C ch.0 clock I/O pin (SCL)
74	P042	D	General-purpose I/O port
	SIN0_0		Multi-function serial ch.0 serial data input pin (0)
78	P043	D	General-purpose I/O port
	SIN0_1		Multi-function serial ch.0 serial data input pin (1)
	ADTG1		A/D converter ch.8 to ch.14 external trigger input pin
	MONCLK		Clock monitor output pin
86	P044	D	General-purpose I/O port
	TX0		CAN transmission data 0 output pin

Pin No.	Pin name	I/O circuit type*	Function
87	P045	E	General-purpose I/O port
	RX0		CAN reception data 0 input pin
	INT1		INT1 external interrupt input pin
97	P046	D	General-purpose I/O port
	ADTG0		A/D converter ch.0 to ch.7 external trigger input pin
	MM		Clock supervisor main clock stop detection output pin
98	P047	E	General-purpose I/O port
	TOT0		Reload timer ch.0 output pin
	INT2		INT2 external interrupt input pin
	ADTG2		A/D converter ch.16-ch.23 external trigger input pin
6	P050	D	General-purpose I/O port
	RTO5		Waveform generator ch.5 output pin
	ZIN0		Up/down counter ch.0 ZIN input pin
8	P051	D	General-purpose I/O port
	RTO4		Waveform generator ch.4 output pin
	AIN1		Up/down counter ch.1 AIN input pin
	FRCK5		Free-run timer ch.5 external clock input pin
10	P052	D	General-purpose I/O port
	RTO3		Waveform generator ch.3 output pin
	BIN1		Up/down counter ch.1 BIN input pin
	FRCK4		Free-run timer ch.4 external clock input pin
12	P053	D	General-purpose I/O port
	RTO2		Waveform generator ch.2 output pin
	ZIN1		Up/down counter ch.1 ZIN input pin
	FRCK3		Free-run timer ch.3 external clock input pin
14	P054	D	General-purpose I/O port
	RTO1		Waveform generator ch.1 output pin
	FRCK2		Free-run timer ch.2 external clock input pin
16	P055	D	General-purpose I/O port
	RTO0		Waveform generator ch.0 output pin
	FRCK1		Free-run timer ch.1 external clock input pin
18	P056	D	General-purpose I/O port
	DTTI0		Waveform generator output stop signal input pin 0
	FRCK0		Free-run timer ch.0 external clock input pin
59	P060	E	General-purpose I/O port
	RX1		CAN reception data 1 input pin
	INT7		INT7 external interrupt input pin



Pin No.	Pin name	I/O circuit type*	Function
60	P061	D	General-purpose I/O port
	TX1		CAN transmission data 1 output pin
65	P062	D	General-purpose I/O port
	SIN2		Multi-function serial ch.2 serial data input pin
66	P063	H	General-purpose I/O port
	SOT2		Multi-function serial ch.2 serial data output pin/ I <sup>2</sup> C ch.2 serial data I/O pin (SDA)
69	P064	H	General-purpose I/O port
	SCK2		Multi-function serial ch.2 clock I/O pin/ I <sup>2</sup> C ch.2 clock I/O pin (SCL)
70	P065	D	General-purpose I/O port
	SCS2		Multi-function serial ch.2 serial chip select I/O pin
73	P066	D	General-purpose I/O port
99	P070	E	General-purpose I/O port
	TIN0		Reload timer ch.0 event input pin
	INT3		INT3 external interrupt input pin
3	P071	E	General-purpose I/O port
	TIN1		Reload timer ch.1 event input pin
	AIN0		Up/down counter ch.0 AIN input pin
	INT4		INT4 external interrupt input pin
5	P072	D	General-purpose I/O port
	TOT1		Reload timer ch.1 output pin
	BIN0		Up/down counter ch.0 BIN input pin
	RTO6		Waveform generator ch.6 output pin
79	P080	H	General-purpose I/O port
	SOT0_1		Multi-function serial ch.0 serial data output pin (1)/ I <sup>2</sup> C ch.0 serial data I/O pin (1) (SDA)
80	P081	H	General-purpose I/O port
	SCK0_1		Multi-function serial ch.0 clock I/O pin (1)/ I <sup>2</sup> C ch.0 clock I/O pin (1) (SCL)
89	P082	D	General-purpose I/O port
	SIN3		Multi-function serial ch.3 serial data input pin
90	P083	H	General-purpose I/O port
	SOT3		Multi-function serial ch.3 serial data output pin/ I <sup>2</sup> C ch.3 serial data I/O pin (SDA)
91	P084	H	General-purpose I/O port
	SCK3		Multi-function serial ch.3 clock I/O pin/ I <sup>2</sup> C ch.3 clock I/O pin (SCL)

Pin No.	Pin name	I/O circuit type*	Function
94	P085	D	General-purpose I/O port
	SCS3		Multi-function serial ch.3 serial chip select I/O pin
95	P086	D	General-purpose I/O port
96	P087	D	General-purpose I/O port
32	P090	F	General-purpose I/O port
	AN16		ADC analog 16 input pin
33	P091	F	General-purpose I/O port
	AN17		ADC analog 17 input pin
34	P092	F	General-purpose I/O port
	AN18		ADC analog 18 input pin
43	P093	F	General-purpose I/O port
	PPG4		PPG ch.4 output pin
	AN19		ADC analog 19 input pin
44	P094	F	General-purpose I/O port
	PPG5		PPG ch.5 output pin
	AN20		ADC analog 20 input pin
45	P095	F	General-purpose I/O port
	AN21		ADC analog 21 input pin
46	P096	F	General-purpose I/O port
	AN22		ADC analog 22 input pin
52	P097	F	General-purpose I/O port
	AN23		ADC analog 23 input pin
47	P100	D	General-purpose I/O port
48	P101	D	General-purpose I/O port
49	P102	D	General-purpose I/O port
77	DEBUGIF	I	DEBUG I/F pin
28	AVCC0	-	A/D converter analog power supply
58	AVCC1	-	A/D converter analog power supply
30	AVRH0	-	A/D converter upper limit reference voltage
57	AVRH1	-	A/D converter upper limit reference voltage
31	AVSS0	-	A/D converter GND
	AVRL0		A/D converter lower limit reference voltage
56	AVSS1	-	A/D converter GND
	AVRL1		A/D converter lower limit reference voltage
93	C	-	External capacity connection output pin
25, 50, 76, 100	VCC5	-	+5.0V power supply

Pin No.	Pin name	I/O circuit type*	Function
1, 26, 51, 75, 85, 92	VSS	-	GND

\* For I/O circuit types, see 4 I/O Circuit Type

**MB91F583AS/F584AS/F585AS**

Pin No.	Pin name	I/O circuit type*	Function
53	X0	A	Main clock oscillation input pin
54	X1		Main clock oscillation output pin
44	NMIX	B	Interrupt input pin without mask
58	RSTX	B	External reset input pin
51	MD0	C	Mode pin 0 (with high-voltage control)
52	MD1	C	Mode pin 1 (with high-voltage control)
11	P010	F	General-purpose I/O port
	IN0		16-bit input capture ch.0 external pulse input pin
	AN0		ADC analog 0 input pin
12	P011	F	General-purpose I/O port
	IN1		16-bit input capture ch.1 external pulse input pin
	AN1		ADC analog 1 input pin
13	P012	F	General-purpose I/O port
	IN2		16-bit input capture ch.2 external pulse input pin
	AN2		ADC analog 2 input pin
14	P013	F	General-purpose I/O port
	IN3		16-bit input capture ch.3 external pulse input pin
	AN3		ADC analog 3 input pin
15	P014	F	General-purpose I/O port
	TRG1		PPG ch.4, ch.5 external trigger
	AN4		ADC analog 4 input pin
16	P015	F	General-purpose I/O port
	AN5		ADC analog 5 input pin
17	P016	G	General-purpose I/O port
	AN6		ADC analog 6 input pin
	INT6		INT6 external interrupt input pin
19	P017	G	General-purpose I/O port
	AN7		ADC analog 7 input pin
	INT5		INT5 external interrupt input pin
22	P020	D	General-purpose I/O port
	SCK1		Multi-function serial ch.1 clock I/O pin
	TRG0		PPG ch.0 to ch.3 external trigger
23	P021	L	General-purpose I/O port
	SIN1		Multi-function serial ch.1 serial data input pin
	TXENB		FlexRay ch.B operation enable output pin
	INT0		INT0 external interrupt input pin

Pin No.	Pin name	I/O circuit type*	Function
24	P022	K	General-purpose I/O port
	SOT1		Multi-function serial ch.1 serial data output pin
	RXDB		FlexRay ch.B data input pin
25	P023	K	General-purpose I/O port
	SCS1		Multi-function serial ch.1 serial chip select I/O pin
	TXDB		FlexRay ch.B data output pin
26	P024	D	General-purpose I/O port
	PPG0		PPG ch.0 output pin
	STOPWT		FlexRay Stopwatch input pin
27	P025	K	General-purpose I/O port
	PPG1		PPG ch.1 output pin
	TXENA		FlexRay ch.A operation enable output pin
28	P026	K	General-purpose I/O port
	PPG2		PPG ch.2 output pin
	RXDA		FlexRay ch.A data input pin
29	P027	K	General-purpose I/O port
	PPG3		PPG ch.3 output pin
	TXDA		FlexRay ch.A data output pin
34	P030	M	General-purpose I/O port
	DAOUT		DAC analog output pin
35	P031	F	General-purpose I/O port
	AN14		ADC analog 14 input pin
36	P032	F	General-purpose I/O port
	AN13		ADC analog 13 input pin
40	P033	F	General-purpose I/O port
	TIOB1		Base timer ch.1 TIOB input pin
	TOT3		Reload timer ch.3 output pin
	AN12		ADC analog 12 input pin
41	P034	F	General-purpose I/O port
	TIOA1		Base timer ch.1 TIOA I/O pin
	TIN3		Reload timer ch.3 event input pin
	AN11		ADC analog 11 input pin
42	P035	F	General-purpose I/O port
	TIOB0		Base timer ch.0 TIOB input pin
	TOT2		Reload timer ch.2 output pin
	AN10		ADC analog 10 input pin

Pin No.	Pin name	I/O circuit type*	Function
43	P036	F	General-purpose I/O port
	TIOA0		Base timer ch.0 TIOA output pin
	TIN2		Reload timer ch.2 event input pin
	AN9		ADC analog 9 input pin
45	P037	F	General-purpose I/O port
	AN8		ADC analog 8 input pin
46	P040	H	General-purpose I/O port
	SOT0_0		Multi-function serial ch.0 serial data output pin(0)/ I <sup>2</sup> C ch.0 serial data I/O pin (0) (SDA)
47	P041	H	General-purpose I/O port
	SCK0_0		Multi-function serial ch.0 clock I/O pin (0)/ I <sup>2</sup> C ch.0 clock I/O pin (0) (SCL)
48	P042	D	General-purpose I/O port
	SIN0_0		Multi-function serial ch.0 serial data input pin (0)
50	P043	D	General-purpose I/O port
	ADTG1		A/D converter ch.8 to ch.14 external trigger input pin
	MONCLK		Clock monitor output pin
56	P044	D	General-purpose I/O port
	TX0		CAN transmission data 0 output pin
57	P045	E	General-purpose I/O port
	RX0		CAN reception data 0 input pin
	INT1		INT1 external interrupt input pin
61	P046	D	General-purpose I/O port
	ADTG0		A/D converter ch.0 to ch.7 external trigger input pin
	MM		Clock supervisor main clock stop detection output pin
62	P047	E	General-purpose I/O port
	TOT0		Reload timer ch.0 output pin
	INT2		INT2 external interrupt input pin
	ADTG2		A/D converter ch.19 to ch.20 external trigger input pin
4	P050	D	General-purpose I/O port
	RTO5		Waveform generator ch.5 output pin
	ZIN0		Up/down counter ch.0 ZIN input pin
5	P051	D	General-purpose I/O port
	RTO4		Waveform generator ch.4 output pin
	AIN1		Up/down counter ch.1 AIN input pin
	FRCK5		Free-run timer ch.5 external clock input pin




Pin No.	Pin name	I/O circuit type*	Function
6	P052	D	General-purpose I/O port
	RTO3		Waveform generator ch.3 output pin
	BIN1		Up/down counter ch.1 BIN input pin
	FRCK4		Free-run timer ch.4 external clock input pin
7	P053	D	General-purpose I/O port
	RTO2		Waveform generator ch.2 output pin
	ZIN1		Up/down counter ch.1 ZIN input pin
	FRCK3		Free-run timer ch.3 external clock input pin
8	P054	D	General-purpose I/O port
	RTO1		Waveform generator ch.1 output pin
	FRCK2		Free-run timer ch.2 external clock input pin
9	P055	D	General-purpose I/O port
	RTO0		Waveform generator ch.0 output pin
	FRCK1		Free-run timer ch.1 external clock input pin
10	P056	D	General-purpose I/O port
	DTTI0		Waveform generator output stop signal input pin 0
	FRCK0		Free-run timer ch.0 external clock input pin
63	P070	E	General-purpose I/O port
	TIN0		Reload timer ch.0 event input pin
	INT3		INT3 external interrupt input pin
2	P071	E	General-purpose I/O port
	TIN1		Reload timer ch.1 event input pin
	AIN0		Up/down counter ch.0 AIN input pin
	INT4		INT4 external interrupt input pin
3	P072	D	General-purpose I/O port
	TOT1		Reload timer ch.1 output pin
	BIN0		Up/down counter ch.0 BIN input pin
	RTO6		Waveform generator ch.6 output pin
30	P093	F	General-purpose I/O port
	PPG4		PPG ch.4 output pin
	AN19		ADC analog 19 input pin
31	P094	F	General-purpose I/O port
	PPG5		PPG ch.5 output pin
	AN20		ADC analog 20 input pin
49	DEBUGIF	I	DEBUG I/F pin
18	AVCC0	-	A/D converter analog power supply
39	AVCC1	-	A/D converter analog power supply



Pin No.	Pin name	I/O circuit type*	Function
20	AVRH0	-	A/D converter upper limit reference voltage
38	AVRH1	-	A/D converter upper limit reference voltage
21	AVSS0	-	A/D converter GND
	AVRL0		A/D converter lower limit reference voltage
37	AVSS1	-	A/D converter GND
	AVRL1		A/D converter lower limit reference voltage
60	C	-	External capacity connection output pin
32, 64	VCC5	-	+5.0V power supply
1, 33, 55, 59	VSS	-	GND



\* For I/O circuit types, see 4 I/O Circuit Type







**4. I/O Circuit Type**


Type	Circuit	Remarks
A		<p>Oscillation feedback resistor: Approx. 1 M<math>\Omega</math></p>
B		<ul style="list-style-type: none"> <li>■ CMOS hysteresis input</li> <li>■ With 50 k<math>\Omega</math> pull-up resistor</li> </ul>
C		<ul style="list-style-type: none"> <li>■ Schmitt input</li> <li>■ With high withstand voltage control</li> </ul>

Type	Circuit	Remarks
D	 <p>The diagram for Type D shows a CMOS output stage. A pull-up resistor is connected to the output node, controlled by a 'Pull-up control' signal. The output node is connected to a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The output of this stage is labeled 'Digital output'. Below the output stage, there are two input stages. The first is a 'CMOS hysteresis input' consisting of an AND gate followed by an inverter. The second is an 'Automotive input' also consisting of an AND gate followed by an inverter. A 'Standby control' signal is connected to the inputs of both the hysteresis and automotive input stages. A resistor 'R' is connected between the output node and the CMOS hysteresis input.</p>	<ul style="list-style-type: none"> <li>■ General-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH}=-2/-5\text{mA}</math>, <math>I_{OL}=2/5\text{mA}</math></li> <li>■ With 50k<math>\Omega</math> pull-up resistor control</li> <li>■ CMOS hysteresis input (0.7V<sub>cc</sub>/0.3V<sub>cc</sub>)</li> <li>■ Automotive input (0.8V<sub>cc</sub>/0.5V<sub>cc</sub>)</li> </ul>
E	 <p>The diagram for Type E is identical to Type D, showing a CMOS output stage with pull-up control, digital output, CMOS hysteresis input, automotive input, and standby control. A resistor 'R' is connected between the output node and the CMOS hysteresis input.</p>	<ul style="list-style-type: none"> <li>■ General-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH}=-2/-5\text{mA}</math>, <math>I_{OL}=2/5\text{mA}</math></li> <li>■ With 50 k<math>\Omega</math> pull-up resistor control</li> <li>■ CMOS hysteresis input (0.7V<sub>cc</sub>/0.3V<sub>cc</sub>) During standby, the input value retains the previous value.</li> <li>■ Automotive input (0.8V<sub>cc</sub>/0.5V<sub>cc</sub>) During standby, the input value retains the previous value.</li> </ul>

Type	Circuit	Remarks
F	 <p>The diagram for Type F shows a pull-up resistor connected to the input node. A P-channel MOSFET (P-ch) is connected to the input node and its gate is controlled by a 'Pull-up control' signal. An N-channel MOSFET (N-ch) is connected to the input node and its gate is controlled by a 'Standby control' signal. The input node is also connected to a resistor 'R'. The input node is connected to a CMOS hysteresis input, an Automotive input, and an Analog input. The output of the CMOS hysteresis input is connected to the gate of the P-ch MOSFET. The output of the Automotive input is connected to the gate of the N-ch MOSFET. The output of the Analog input is connected to the input node. The output of the CMOS hysteresis input is also connected to the input node. The output of the Automotive input is also connected to the input node. The output of the Analog input is also connected to the input node. The output of the CMOS hysteresis input is also connected to the input node. The output of the Automotive input is also connected to the input node. The output of the Analog input is also connected to the input node.</p>	<ul style="list-style-type: none"> <li>■ With analog input, general-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH}=-2/-5mA</math>, <math>I_{OL}=2/5mA</math></li> <li>■ With 50 k<math>\Omega</math> pull-up resistor control</li> <li>■ CMOS hysteresis input (0.7V<sub>cc</sub>/0.3V<sub>cc</sub>)</li> <li>■ Automotive input (0.8V<sub>cc</sub>/0.5V<sub>cc</sub>)</li> </ul>
G	 <p>The diagram for Type G is identical to Type F, showing a pull-up resistor, P-ch and N-ch MOSFETs, a digital output, CMOS hysteresis input, Automotive input, Standby control, and Analog input.</p>	<ul style="list-style-type: none"> <li>■ With analog input, general-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH}=-2/-5mA</math>, <math>I_{OL}=2/5mA</math></li> <li>■ With 50 k<math>\Omega</math> pull-up resistor control</li> <li>■ CMOS hysteresis input (0.7V<sub>cc</sub>/0.3V<sub>cc</sub>) During standby, the input value retains the previous value.</li> <li>■ Automotive input (0.8V<sub>cc</sub>/0.5V<sub>cc</sub>) During standby, the input value retains the previous value.</li> </ul>

Type	Circuit	Remarks
H	 <p>The diagram for Type H shows a CMOS output stage. It includes a pull-up resistor and a pull-up control signal. The output is labeled 'Digital output'. The input side features a resistor 'R' connected to a CMOS hysteresis input, an automotive input, and a standby control signal.</p>	<ul style="list-style-type: none"> <li>■ With I<sup>2</sup>C, general-purpose I/O port</li> <li>■ CMOS level output I<sub>OH</sub>=-3mA, I<sub>OL</sub>=3mA (at I<sup>2</sup>C output) I<sub>OH</sub>=-2/-5mA, I<sub>OL</sub>=2/5mA (other than above)</li> <li>■ With 50 kΩ pull-up resistor control</li> <li>■ CMOS hysteresis input (0.7V<sub>cc</sub>/0.3V<sub>cc</sub>)</li> <li>■ Automotive input (0.8V<sub>cc</sub>/0.5V<sub>cc</sub>)</li> </ul>
I	 <p>The diagram for Type I shows an open drain I/O configuration. It includes a pull-up resistor and a digital output signal. The input side features a TTL schmitt input.</p>	Open drain I/O

Type	Circuit	Remarks
K	 <p>The diagram for Type K shows a pull-up resistor connected to a node that branches to a P-ch transistor (labeled 'Pull-up control') and an N-ch transistor. The gates of these transistors are connected to a 'Digital output' block. Below this, a resistor 'R' is connected to a node that branches to two AND gates. The first AND gate has inputs for 'FlexRay input' and 'Standby control', with its output inverted. The second AND gate has inputs for 'Automotive input' and 'Standby control', with its output inverted. A third input, 'Analog output', is shown as a separate terminal.</p>	<ul style="list-style-type: none"> <li>■ With analog output, general-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH}=-2/-4mA</math>, <math>I_{OL}=2/4mA</math></li> <li>■ With 50 k<math>\Omega</math> pull-up resistor control</li> <li>■ FlexRay input (0.7Vcc/0.3Vcc)</li> <li>■ Automotive input (0.8Vcc/0.5Vcc)</li> </ul>
L	 <p>The diagram for Type L is identical to the one for Type K, showing the same pull-up resistor, transistors, digital output, and input configurations for FlexRay, Automotive, Standby control, and Analog output.</p>	<ul style="list-style-type: none"> <li>■ With analog output, general-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH}=-2/-4mA</math>, <math>I_{OL}=2/4mA</math></li> <li>■ With 50 k<math>\Omega</math> pull-up resistor control</li> <li>■ FlexRay input (0.7Vcc/0.3Vcc) During standby, the input value retains the previous value.</li> <li>■ Automotive input (0.8Vcc/0.5Vcc) During standby, the input value retains the previous value.</li> </ul>

Type	Circuit	Remarks
M	 <p>The diagram illustrates a CMOS output stage. It features a pull-up resistor connected to a P-channel MOSFET (P-ch) gate. The P-ch MOSFET's source is connected to Vcc, and its drain is connected to the digital output node. An N-channel MOSFET (N-ch) gate is connected to the digital output node, and its source is connected to ground. The digital output node is also connected to a pull-up control input. Below the output stage, there are three input stages: a CMOS hysteresis input, an automotive input, and a standby control input. These inputs are connected to a resistor network (R) and a D/A converter output.</p>	<ul style="list-style-type: none"> <li>■ With D/A converter output, general-purpose I/O port</li> <li>■ CMOS level output <math>I_{OH} = -2/-5\text{mA}</math>, <math>I_{OL} = 2/5\text{mA}</math></li> <li>■ With <math>50\text{ k}\Omega</math> pull-up resistor control</li> <li>■ CMOS hysteresis input (<math>0.7V_{CC}/0.3V_{CC}</math>)</li> <li>■ Automotive input (<math>0.8V_{CC}/0.5V_{CC}</math>)</li> </ul>

## 5. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

### 5.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### ■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### ■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### ■ Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

##### 1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

##### 2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

##### 3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### ■ Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNP junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

**CAUTION:** The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.

2. Be sure that abnormal current flows do not occur during the power-on sequence.

#### ■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

**■ Fail-Safe Design**

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

**■ Precautions Related to Usage of Devices**

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

**CAUTION:** Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

**5.2 Precautions for Package Mounting**

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

**■ Lead Insertion Type**

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

**■ Surface Mount Type**

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

**■ Lead-Free Packaging**

**CAUTION:** When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

**■ Storage of Semiconductor Devices**

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.  
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.



**■ Baking**

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

**■ Static Electricity**

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).  
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

**5.3 Precautions for Use Environment**

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

**1. Humidity**

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

**2. Discharge of Static Electricity**

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

**3. Corrosive Gases, Dust, or Oil**

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

**4. Radiation, Including Cosmic Radiation**

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

**5. Smoke, Flame**

**CAUTION:** Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

## 6. Handling Devices

The latch-up prevention and pin processing are explained below.

### ■ For latch-up prevention

If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC and VSS pins, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supplies (AVCC0, AVCC1, AVRH0, AVRH1) and analog input must not exceed the digital power supply (VCC5) when the power supply to the analog system is turned on or off.

In the correct power-on sequence, turn on the digital power supply voltage (VCC5) and analog power supply voltages (AVCC0, AVCC1, AVRH0, AVRH1) simultaneously. Alternatively, turn on the digital power supply voltage (VCC5) first, and then turn on the analog power supplies (AVCC0, AVCC1, AVRH0, AVRH1).

### ■ Treatment of unused pins


If unused input pins are left open, they may cause a permanent damage to the device due to device malfunction or latch-up. Connect a 2kΩ or higher resistor to each of unused input pins for pull-up or pull-down processing.

Also, if I/O pins are not used, they must be set to the output state for releasing or they must be set to the input state and treated in the same way as for the input pins.

### ■ Power supply pins

The device is designed to ensure that if the device contains multiple VCC or VSS pins, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown in following figure, all VSS power supply pins must be treated in the similar way. If multiple VCC or VSS systems are connected, the device cannot operate correctly even within the guaranteed operating range.

### ■ Power Supply Input Pins



The power supply pins should be connected to VCC and VSS of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between VCC and VSS pins.

■ Crystal oscillation circuit

An external noise to the X0 or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out X0 and X1 pins, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 and X1 pins by ground circuits.

■ Mode pin (MD[1:0])

Connect the MD[1:0] mode pin to the VCC or VSS pin directly.

To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and VCC or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

■ During power-on

To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50 $\mu$ s or longer (between 0.2V and 2.7V) during power-on.

■ Notes during PLL clock operation

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self oscillator circuit built in the PLL. This operation is not guaranteed.

■ Treatment of A/D converter power supply pins

Connect the pins to have AVCC0 = AVCC1 = AVRH0 = AVRH1 = VCC,  
AVSS0/AVRL0 = AVSS1/AVRL1 = VSS even if the A/D converter is not used.

■ Note on using external clock

The external clock is unsupported.

External direct clock input cannot use.

■ **Power-on sequence of A/D converter power supply analog inputs**

Be sure to turn on the digital power supply (VCC5) first, and then turn on the A/D converter power supplies (AVCC0, AVCC1, AVRH0, AVRH1, AVRL0, AVRL1) and analog inputs (AN0 to AN14, AN16 to AN23). Also, turn off the A/D converter power supplies (AVCC0, AVCC1, AVRH0, AVRH1, AVRL0, AVRL1) and analog inputs (AN0 to AN14, AN16 to AN23) first, and then turn off the digital power supply (VCC5). When the AVRH0 and AVRH1 pin voltages are turned on or off, they must not exceed AVCC0 and AVCC1. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVCC0 or AVCC1. (However, the analog power supply voltage and digital power supply voltage can be turned on or off simultaneously.)

■ **Treatment of C pin**

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

■ **Function Switching of a Multiplexed Port**

To switch between the port function and the multiplexed pin function, use the PFR (port function register). For details, see "I/O PORTS" in Hardware Manual.

■ **Low-power Consumption Mode**

To set Sleep mode / Watch mode / Stop mode, or Watch mode (power-off) / Stop mode (power-off), see the section "Launching Sleep mode / Watch mode / Stop mode" or "Launching Watch mode (power-off) / Stop mode (power-off)" of "POWER CONSUMPTION CONTROL" in Hardware Manual, and follow the procedures.

Do not perform the following when using a monitor debugger.

- Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.

■ **Notes When Writing Data in a Register Having the Status Flag**

When writing data in the register that has a status flag (especially, an interrupt request flag) to control function, take care not to clear its status flag erroneously.


The program must be written not to clear the flag to the status bit, and to set the control bits to have the desired value.

Especially, if multiple control bits are used, the bit instruction cannot be used. (The bit instruction can access to a single bit only.) The Byte, Half-word, or Word access must be used to write data in the control bits and status flag simultaneously. During this time, take care not to clear other bits (in this case, the bits of status flag) erroneously.


Note: These points can be ignored because the bit instructions already take the points into consideration for registers that support read-modify-write (RMW) operations. These points must be considered when using the bit instructions for registers that do not support RMW operations.

## 7. Block Diagram


### ■ MB91F583AM/F584AM/F585AM



## ■ MB91F583AS/F584AS/F585AS



## 8. Memory Map



## 9. I/O Map

The following I/O map shows the relationship between memory space and registers for peripheral resources.

Legend of I/O Map

Address	Address offset value/Register name				Block
	+ 0	+ 1	+ 2	+ 3	
000090 <sub>H</sub>	BT1TMR [R] H 00000000 00000000		BT1TMCR [R/W] B,H,W 00000000 00000000		Base timer 1
000094 <sub>H</sub>	-	BT1STC [R/W] B 00000000	-	-	
000098 <sub>H</sub>	BT1PCSR/BT1PRL [R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000		
00009C <sub>H</sub>	BTSEL [R/W] B ---0000	-	BTSSSR [W] B, H -----11		
0000A0 <sub>H</sub>	ADERH [R/W] B, H, W 00000000 00000000		ADERL [R/W] B, H, W 00000000 00000000		A/D converter
0000A4 <sub>H</sub>	ADCS1 [R/W] B,H,W 00000000	ADCS0 [R/W] B,H,W 00000000	ADCR1 [R] B,H,W ----XX	ADCRO [R] B,H,W XXXXXXXX	
0000A8 <sub>H</sub>	ADCT1 [R/W] B,H,W 00010000	ADCT0 [R/W] B,H,W 00101100	ADSCH [R/W] B,H,W ---00000	ADECH [R/W] B,H,W ---00000	

Read/Write attribute (R: Read W: Write)

Data access attribute  
 B: Byte  
 H: Half-word  
 W: Word  
**(Note)**  
 The access by the data access attribute not described is disabled.

Initial register value after reset

The initial register values after reset are indicated as follows:

"1": Initial value "1"

"0": Initial value "0"

"X": Initial value undefined

"-": Reserved bit/Undefined bit

"\*": Initial value "0" or "1" according to the setting

**Note:**

It is prohibited to access addresses not described here.



**■ MB91F583AM/F584AM/F585AM**

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000000 <sub>H</sub>	PDR00[R/W] B,H,W XXXXXXXX	PDR01[R/W] B,H,W XXXXXXXX	PDR02[R/W] B,H,W XXXXXXXX	PDR03[R/W] B,H,W XXXXXXXX	Port data register
000004 <sub>H</sub>	PDR04[R/W] B,H,W XXXXXXXX	PDR05[R/W] B,H,W -XXXXXXXX	PDR06[R/W] B,H,W -XXXXXXXX	PDR07[R/W] B,H,W ----XXX	
000008 <sub>H</sub>	PDR08[R/W] B,H,W XXXXXXXX	PDR09[R/W] B,H,W XXXXXXXX	PDR10[R/W] B,H,W ----XXX	-	
00000C <sub>H</sub>	-	-	-	-	
000010 <sub>H</sub>   000038 <sub>H</sub>	-	-	-	-	Reserved
00003C <sub>H</sub>	WDTCR0[R/W] B,H,W -0--0000	WDTCPR0[W] B,H,W 00000000	WDTCR1[R] B,H,W ----0010	WDT CPR1[W] B,H,W 00000000	Watchdog timer [S]
000040 <sub>H</sub>	-	-	-	-	Reserved
000044 <sub>H</sub>	DICR[R/W] B -----0	-	-	-	Delay interrupt
000048 <sub>H</sub>   00005C <sub>H</sub>	-	-	-	-	Reserved
000060 <sub>H</sub>	TMRLRA0[R/W] H XXXXXXXXXX XXXXXXXXX		TMR0[R] H XXXXXXXXXX XXXXXXXXX		Reload timer 0
000064 <sub>H</sub>	TMRLRB0[R/W] H XXXXXXXXXX XXXXXXXXX		TMCSR0[R/W] B,H,W 00000000 0-000000		
000068 <sub>H</sub>   00007C <sub>H</sub>	-	-	-	-	Reserved
000080 <sub>H</sub>	BT0TMR[R] H 00000000 00000000		BT0TMCR[R/W] H -0000000 00000000		Base timer 0
000084 <sub>H</sub>	BT0TMCR2[R/W] B -----0	BT0STC[R/W] B -0-0-0-0	-	-	
000088 <sub>H</sub>	BT0PCSR/BT0PRL[R/W] H 00000000 00000000		BT0PDUT/BT0PRLH/BT0DTBF [R/W] H 00000000 00000000		
00008C <sub>H</sub>	-	-	-	-	
000090 <sub>H</sub>	BT1TMR[R] H 00000000 00000000		BT1TMCR[R/W] H -0000000 00000000		Base timer 1
000094 <sub>H</sub>	BT1TMCR2[R/W] B -----0	BT1STC[R/W] B -0-0-0-0	-	-	
000098 <sub>H</sub>	BT1PCSR/BT1PRL[R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF[R/W] H 00000000 00000000		
00009C <sub>H</sub>	BTSEL01[R/W] B ----0000	-	BTSSSR[W] B,H ----- 11		Base timer 0,1

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0000A <sub>H</sub>   0000FC <sub>H</sub>	-	-	-	-	Reserved
00010 <sub>H</sub>	TMRLRA1[R/W] H XXXXXXXX XXXXXXXX		TMR1[R] H XXXXXXXX XXXXXXXX		Reload timer 1
000104 <sub>H</sub>	TMRLRB1[R/W] H XXXXXXXX XXXXXXXX		TMCSR1[R/W] B,H,W 00000000 0-000000		
000108 <sub>H</sub>	TMRLRA2[R/W] H XXXXXXXX XXXXXXXX		TMR2[R] H XXXXXXXX XXXXXXXX		Reload timer 2
00010C <sub>H</sub>	TMRLRB2[R/W] H XXXXXXXX XXXXXXXX		TMCSR2[R/W] B,H,W 00000000 0-000000		
000110 <sub>H</sub>	TMRLRA3[R/W] H XXXXXXXX XXXXXXXX		TMR3[R] H XXXXXXXX XXXXXXXX		Reload timer 3
000114 <sub>H</sub>	TMRLRB3[R/W] H XXXXXXXX XXXXXXXX		TMCSR3[R/W] B,H,W 00000000 0-000000		
000118 <sub>H</sub>   00011C <sub>H</sub>	-	-	-	-	Reserved
000120 <sub>H</sub>	IRPR0H[R] B,H,W 00-----	IRPR0L[R] B,H,W 00-----	IRPR1H[R] B,H,W 00-----	IRPR1L[R] B,H,W -----	Interrupt request batch read register
000124 <sub>H</sub>	IRPR2H[R] B,H,W -----	IRPR2L[R] B,H,W <sup>75</sup> 0000----	IRPR3H[R] B,H,W 00-----	IRPR3L[R] B,H,W 00-----	
000128 <sub>H</sub>	IRPR4H[R] B,H,W 00-----	IRPR4L[R] B,H,W 000000--	IRPR5H[R] B,H,W 00-----	IRPR5L[R] B,H,W 00-----	
00012C <sub>H</sub>	IRPR6H[R] B,H,W 0000----	IRPR6L[R] B,H,W 00-----	IRPR7H[R] B,H,W 00-----	IRPR7L[R] B,H,W -----	
000130 <sub>H</sub>	IRPR8H[R] B,H,W -----	IRPR8L[R] B,H,W 00-----	IRPR9H[R] B,H,W 00-----	IRPR9L[R] B,H,W 00-----	
000134 <sub>H</sub>	IRPR10H[R] B,H,W 00-----	IRPR10L[R] B,H,W 00-----	IRPR11H[R] B,H,W 00-----	IRPR11L[R] B,H,W 0000000-	
000138 <sub>H</sub>	IRPR12H[R] B,H,W 0000000-	IRPR12L[R] B,H,W 00000000	IRPR13H[R] B,H,W 0000000-	IRPR13L[R] B,H,W 00000000	
00013C <sub>H</sub>	IRPR14H[R] B,H,W 00-----	IRPR14L[R] B,H,W 00-----	IRPR15H[R] B,H,W 00000000	IRPR15L[R] B,H,W 0000----	
000140 <sub>H</sub>	IRPR16H[R] B,H,W 00-----	IRPR16L[R] B,H,W 00-----	IRPR17H[R] B,H,W 00-----	IRPR17L[R] B,H,W -----	
000144 <sub>H</sub>	IRPR18H[R] B,H,W -----	IRPR18L[R] B,H,W 000000--	-	-	
000148 <sub>H</sub>   0001FC <sub>H</sub>	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000200 <sub>H</sub>	PCN0[R/W] B,H,W 00000000 000000-0		PCSR0[W] H,W XXXXXXXX XXXXXXXX		PPG0
000204 <sub>H</sub>	PDUT0[W] H,W XXXXXXXX XXXXXXXX		PTMR0[R] H,W 11111111 11111111		
000208 <sub>H</sub>	PCN1[R/W] B,H,W 00000000 000000-0		PCSR1[W] H,W XXXXXXXX XXXXXXXX		PPG1
00020C <sub>H</sub>	PDUT1[W] H,W XXXXXXXX XXXXXXXX		PTMR1[R] H,W 11111111 11111111		
000210 <sub>H</sub>	PCN2[R/W] B,H,W 00000000 000000-0		PCSR2[W] H,W XXXXXXXX XXXXXXXX		PPG2
000214 <sub>H</sub>	PDUT2[W] H,W XXXXXXXX XXXXXXXX		PTMR2[R] H,W 11111111 11111111		
000218 <sub>H</sub>	PCN3[R/W] B,H,W 00000000 000000-0		PCSR3[W] H,W XXXXXXXX XXXXXXXX		PPG3
00021C <sub>H</sub>	PDUT3[W] H,W XXXXXXXX XXXXXXXX		PTMR3[R] H,W 11111111 11111111		
000220 <sub>H</sub>	PCN4[R/W] B,H,W 00000000 000000-0		PCSR4[W] H,W XXXXXXXX XXXXXXXX		PPG4
000224 <sub>H</sub>	PDUT4[W] H,W XXXXXXXX XXXXXXXX		PTMR4[R] H,W 11111111 11111111		
000228 <sub>H</sub>	PCN5[R/W] B,H,W 00000000 000000-0		PCSR5[W] H,W XXXXXXXX XXXXXXXX		PPG5
00022C <sub>H</sub>	PDUT5[W] H,W XXXXXXXX XXXXXXXX		PTMR5[R] H,W 11111111 11111111		
000230 <sub>H</sub>   0002BC <sub>H</sub>	-		-		Reserved
0002C0 <sub>H</sub>	GTRS0[R/W] B,H,W -0000000 -0000000		GTRS1[R/W] B,H,W -0000000 -0000000		PPG Control
0002C4 <sub>H</sub>	GTRS2[R/W] B,H,W -0000000 -0000000		-		
0002C8 <sub>H</sub>	-		-		
0002CC <sub>H</sub>	-		-		
0002D0 <sub>H</sub>	-		-		
0002D4 <sub>H</sub>	-		-		
0002D8 <sub>H</sub>	GTREN0[R/W] H,W ----- --000000		-		Reserved
0002DC <sub>H</sub>	-		-		
0002E0 <sub>H</sub>	-	GATEC0[R/W] B,H,W -----00	-	GATEC2[R/W] B,H,W -----00	PPG GATE Control
0002E4 <sub>H</sub>	-	GATEC4[R/W] B,H,W -----00	-	-	
0002E8 <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0002EC <sub>H</sub>	-	-	-	-	Reserved
0002F0 <sub>H</sub>	RCRH0[W] H,W 00000000	RCRL0[W] B,H,W 00000000	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	U/D counter 0
0002F4 <sub>H</sub>	CCR0[R/W] B,H 00000000 -0001000		-	CSR0[R] B 00000000	
0002F8 <sub>H</sub>	RCRH1[W] H,W 00000000	RCRL1[W] B,H,W 00000000	UDCRH1[R] H,W 00000000	UDCRL1[R] B,H,W 00000000	U/D counter 1
0002FC <sub>H</sub>	CCR1[R/W] B,H 00000000 -0001000		-	CSR1[R] B 00000000	
000300 <sub>H</sub>	-	-	-	-	Reserved
000304 <sub>H</sub>	-	-	-	-	Reserved
000308 <sub>H</sub>	-	-	-	-	Reserved
00030C <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000310 <sub>H</sub>	-	-	MPUCR[R/W] H 000000-0 ----0100		MPU [S] (Only the CPU can access this area)
000314 <sub>H</sub>	-	-	-	-	
000318 <sub>H</sub>	-				
00031C <sub>H</sub>	-	-	-		
000320 <sub>H</sub>	DPVAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000324 <sub>H</sub>	-	-	DPVSR[R/W] H ----- 00000--0		
000328 <sub>H</sub>	DEAR[R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00032C <sub>H</sub>	-	-	DESR[R/W] H ----- 00000--0		
000330 <sub>H</sub>	PABR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000334 <sub>H</sub>	-	-	PACR0[R/W] H 000000-0 00000--0		
000338 <sub>H</sub>	PABR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00033C <sub>H</sub>	-	-	PACR1[R/W] H 000000-0 00000--0		
000340 <sub>H</sub>	PABR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000344 <sub>H</sub>	-	-	PACR2[R/W] H 000000-0 00000--0		
000348 <sub>H</sub>	PABR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00034C <sub>H</sub>	-	-	PACR3[R/W] H 000000-0 00000--0		
000350 <sub>H</sub>	PABR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000354 <sub>H</sub>	-	-	PACR4[R/W] H 000000-0 00000--0		
000358 <sub>H</sub>	PABR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
00035C <sub>H</sub>	-	-	PACR5[R/W] H 000000-0 00000--0		
000360 <sub>H</sub>	PABR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				
000364 <sub>H</sub>	-	-	PACR6[R/W] H 000000-0 00000--0		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000368 <sub>H</sub>	PABR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				MPU [S] (Only the CPU can access this area)
00036C <sub>H</sub>	-	-	PACR7[R/W] H 000000-0 00000--0	-	
000370 <sub>H</sub>	-	-	-	-	Reserved [S]
000374 <sub>H</sub>	-	-	-	-	
000378 <sub>H</sub>	-	-	-	-	
00037C <sub>H</sub>	-	-	-	-	
000380 <sub>H</sub>	-	-	-	-	
000384 <sub>H</sub>	-	-	-	-	
000388 <sub>H</sub>	-	-	-	-	
00038C <sub>H</sub>	-	-	-	-	
000390 <sub>H</sub>	-	-	-	-	Reserved [S]
000394 <sub>H</sub>	-	-	-	-	
000398 <sub>H</sub>	-	-	-	-	
00039C <sub>H</sub>	-	-	-	-	
0003A0 <sub>H</sub>	-	-	-	-	
0003A4 <sub>H</sub>	-	-	-	-	
0003A8 <sub>H</sub>	-	-	-	-	Reserved [S]
0003AC <sub>H</sub>	-	-	-	-	
0003B0 <sub>H</sub>	-	-	-	-	Reserved [S]
0003CC <sub>H</sub>	-	-	-	-	
0003D0 <sub>H</sub>	-	-	-	-	Reserved [S]
0003D4 <sub>H</sub>	-	-	-	-	
0003D8 <sub>H</sub>	-	-	-	-	
0003DC <sub>H</sub>	-	-	-	-	
0003E0 <sub>H</sub>	-	-	-	-	Reserved [S]
0003FC <sub>H</sub>	-	-	-	-	
000400 <sub>H</sub>	ICSEL0[R/W] B,H,W ----000	ICSEL1[R/W] B,H,W -----0	ICSEL2[R/W] B,H,W -----0	ICSEL3[R/W] B,H,W -----0	Generation and clear of DMA transfer request
000404 <sub>H</sub>	ICSEL4[R/W] B,H,W -----0	ICSEL5[R/W] B,H,W -----0	ICSEL6[R/W] B,H,W -----0	ICSEL7[R/W] B,H,W ----000	
000408 <sub>H</sub>	ICSEL8[R/W] B,H,W -----0	ICSEL9[R/W] B,H,W -----0	ICSEL10[R/W] B,H,W -----00	ICSEL11[R/W] B,H,W -----0	
00040C <sub>H</sub>	ICSEL12[R/W] B,H,W -----0	ICSEL13[R/W] B,H,W -----0	ICSEL14[R/W] B,H,W -----0	ICSEL15[R/W] B,H,W -----0	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000410 <sub>H</sub>	ICSEL16[R/W] B,H,W -----0	ICSEL17[R/W] B,H,W -----0	ICSEL18[R/W] B,H,W -----0	ICSEL19[R/W] B,H,W -----0	Generation and clear of DMA transfer request
000414 <sub>H</sub>	ICSEL20[R/W] B,H,W -----0	ICSEL21[R/W] B,H,W ----000	ICSEL22[R/W] B,H,W ----000	ICSEL23[R/W] B,H,W ----000	
000418 <sub>H</sub>	ICSEL24[R/W] B,H,W ----000	ICSEL25[R/W] B,H,W ----000	ICSEL26[R/W] B,H,W -----0	ICSEL27[R/W] B,H,W -----0	
00041C <sub>H</sub>	-	-	-	-	
000420 <sub>H</sub>	-	-	-	-	
000424 <sub>H</sub>   00043C <sub>H</sub>	-	-	-	-	Reserved
000440 <sub>H</sub>	ICR00[R/W] B,H,W ---11111	ICR01[R/W] B,H,W ---11111	ICR02[R/W] B,H,W ---11111	ICR03[R/W] B,H,W ---11111	Interrupt controller [S]
000444 <sub>H</sub>	ICR04[R/W] B,H,W ---11111	ICR05[R/W] B,H,W ---11111	ICR06[R/W] B,H,W ---11111	ICR07[R/W] B,H,W ---11111	
000448 <sub>H</sub>	ICR08[R/W] B,H,W ---11111	ICR09[R/W] B,H,W ---11111	ICR10[R/W] B,H,W ---11111	ICR11[R/W] B,H,W ---11111	
00044C <sub>H</sub>	ICR12[R/W] B,H,W ---11111	ICR13[R/W] B,H,W ---11111	ICR14[R/W] B,H,W ---11111	ICR15[R/W] B,H,W ---11111	
000450 <sub>H</sub>	ICR16[R/W] B,H,W ---11111	ICR17[R/W] B,H,W ---11111	ICR18[R/W] B,H,W ---11111	ICR19[R/W] B,H,W ---11111	
000454 <sub>H</sub>	ICR20[R/W] B,H,W ---11111	ICR21[R/W] B,H,W ---11111	ICR22[R/W] B,H,W ---11111	ICR23[R/W] B,H,W ---11111	
000458 <sub>H</sub>	ICR24[R/W] B,H,W ---11111	ICR25[R/W] B,H,W ---11111	ICR26[R/W] B,H,W ---11111	ICR27[R/W] B,H,W ---11111	
00045C <sub>H</sub>	ICR28[R/W] B,H,W ---11111	ICR29[R/W] B,H,W ---11111	ICR30[R/W] B,H,W ---11111	ICR31[R/W] B,H,W ---11111	
000460 <sub>H</sub>	ICR32[R/W] B,H,W ---11111	ICR33[R/W] B,H,W ---11111	ICR34[R/W] B,H,W ---11111	ICR35[R/W] B,H,W ---11111	
000464 <sub>H</sub>	ICR36[R/W] B,H,W ---11111	ICR37[R/W] B,H,W ---11111	ICR38[R/W] B,H,W ---11111	ICR39[R/W] B,H,W ---11111	
000468 <sub>H</sub>	ICR40[R/W] B,H,W ---11111	ICR41[R/W] B,H,W ---11111	ICR42[R/W] B,H,W ---11111	ICR43[R/W] B,H,W ---11111	
00046C <sub>H</sub>	ICR44[R/W] B,H,W ---11111	ICR45[R/W] B,H,W ---11111	ICR46[R/W] B,H,W ---11111	ICR47[R/W] B,H,W ---11111	
000470 <sub>H</sub>   00047C <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000480 <sub>H</sub>	RSTRR[R] B,H,W XXXX--XX	RSTCR[R/W] B,H,W 111----0	STBCR[R/W] B,H,W 000---1*	-	Reset control [S] Power consumption control [S] * Writing to STBCR by DMA is disabled.
000484 <sub>H</sub>	-	-	-	-	Reserved [S]
000488 <sub>H</sub>	DIVR0[R/W] B,H,W 000-----	-	DIVR2[R/W] B,H,W 0011----	-	Clock control [S]
00048C <sub>H</sub>	-	-	-	-	Reserved [S]
000490 <sub>H</sub>	IORR0[R/W] B,H,W -0000000	IORR1[R/W] B,H,W -0000000	IORR2[R/W] B,H,W -0000000	IORR3[R/W] B,H,W -0000000	DMA transfer request from a peripheral [S]
000494 <sub>H</sub>	IORR4[R/W] B,H,W -0000000	IORR5[R/W] B,H,W -0000000	IORR6[R/W] B,H,W -0000000	IORR7[R/W] B,H,W -0000000	
000498 <sub>H</sub>	-	-	-	-	
00049C <sub>H</sub>	-	-	-	-	
0004A0 <sub>H</sub>	-	-	-	-	Reserved
0004A4 <sub>H</sub>	CANPRE[R/W] B,H,W ---00000	-	-	-	CAN prescaler
0004A8 <sub>H</sub>   0004AC <sub>H</sub>	-	-	-	-	Reserved
0004B0 <sub>H</sub>	-	-	-	-	Reserved
0004B4 <sub>H</sub>   0004C0 <sub>H</sub>	-	-	-	-	Reserved
0004C4 <sub>H</sub>	CUCR1[R/W] B,H,W ----- ---0--00		CUTD1[R/W] B,H,W 11000011 01010000		WDT1 calibration
0004C8 <sub>H</sub>	CUTR1[R] B,H,W ----- 00000000 00000000 00000000				
0004CC <sub>H</sub>   0004DC <sub>H</sub>	-	-	-	-	Reserved
0004E0 <sub>H</sub>	-	-	CSCFG[R/W] B,H,W ---0----	CMCFG[R/W] B,H,W 00000000	Clock monitor
0004E4 <sub>H</sub>	-	-	-	-	
0004E8 <sub>H</sub>	PLL2DIVM[R/W] B,H,W ----0000	PLL2DIVN[R/W] B,H,W -0000000	PLL2DIVG[R/W] B,H,W ----0000	PLL2MULG[R/W] B,H,W 00000000	FlexRay clock control <sup>5</sup>
0004EC <sub>H</sub>	PLL2CTRL[R/W] B,H,W ----0000	PLL2DIVK[R/W] B,H,W -----0	CLKR2[R/W] B,H,W 000--000	-	



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0004F0 <sub>H</sub>   0004FC <sub>H</sub>	-	-	-	-	Reserved
000500 <sub>H</sub>	-				Reserved
000504 <sub>H</sub>	-				Reserved
000508 <sub>H</sub>   00050C <sub>H</sub>	-	-	-	-	Reserved
000510 <sub>H</sub>	CSELR[R/W] B,H,W -0---00	CMONR[R] B,H,W -01---00	MTMCR[R/W] B,H,W 00001111	-	Clock control [S]
000514 <sub>H</sub>	PLLCR[R/W] B,H,W 00-00000 11110000		CSTBR[R/W] B,H,W ----0000	PTMCR[R/W] B,H,W 00-----	
000518 <sub>H</sub>	-	-	CPUAR[R/W] B,H,W 0---XXXX	-	Reset [S]
00051C <sub>H</sub>	-				Reserved [S]
000520 <sub>H</sub>	CCPSELR[R/W] B,H,W -----0	-	-	CCPSDIVR[R/W] B,H,W -000-000	Clock control 2
000524 <sub>H</sub>	-	CCPLLFBF[R/W] B,H,W -0000000	CCSSFBR0[R/W] B,H,W --000000	CCSSFBR1[R/W] B,H,W ---00000	
000528 <sub>H</sub>	-	CCSSCCR0[R/W] B,H,W ----0000	CCSSCCR1[R/W] B,H,W 000-----		
00052C <sub>H</sub>	-	CCCGRCR0[R/W] B,H,W 00---00	CCCGRCR1[R/W] B,H,W 00000000	CCCGRCR2[R/W] B,H,W 00000000	
000530 <sub>H</sub>	-	-	CCPMUCR0[R/W] B,H,W 0----00	CCPMUCR1[R/W] B,H,W 0--00000	
000534 <sub>H</sub>	-	-	-	-	
000538 <sub>H</sub>	-	-	-	-	
00053C <sub>H</sub>	-	-	-	-	
000540 <sub>H</sub>   00054C <sub>H</sub>	-	-	-	-	Reserved
000550 <sub>H</sub>	EIRR0[R/W] B,H,W XXXXXXXX	ENIR0[R/W] B,H,W 00000000	ELVR0[R/W] B,H,W 00000000 00000000		External interrupt (INT0 to 7)
000554 <sub>H</sub>   000568 <sub>H</sub>	-	-	-	-	Reserved
00056C <sub>H</sub>	-	CSVCR[R/W] B -0--1--0	-	-	CSV

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000570 <sub>H</sub>	CRTR[R/W] B,H,W 01111111	-	-	-	WDT1 calibration (trimming)
000574 <sub>H</sub>   00057C <sub>H</sub>	-	-	-	-	Reserved
000580 <sub>H</sub>	REGSEL[R/W] B,H,W 01--110-	-	-	-	Regulator control
000584 <sub>H</sub>	LVD5R[R/W] B,H,W -----1	LVD5F[R/W] B,H,W 001100-1	LVD[R/W] B,H,W 01000--0	-	Low-voltage detection
000588 <sub>H</sub>   00058C <sub>H</sub>	-	-	-	-	Reserved
000590 <sub>H</sub>	PMUSTR [R/W] B,H,W 0----1X	PMUCTLR[R/W] B,H,W 0-00----	PWRMCTL[R/W] B,H,W -----011	-	PMU
000594 <sub>H</sub>	-	PMUINF1[R/W] B,H,W 00000000	PMUINF2[R/W] B,H,W -00-----	-	
000598 <sub>H</sub>	-	-	-	-	
00059C <sub>H</sub>	-	-	-	-	
0005A0 <sub>H</sub>   0005FC <sub>H</sub>	-	-	-	-	Reserved
000600 <sub>H</sub>   00060C <sub>H</sub>	-	-	-	-	Reserved [S]
000610 <sub>H</sub>   00063C <sub>H</sub>	-	-	-	-	Reserved [S]
000640 <sub>H</sub>   00064C <sub>H</sub>	-	-	-	-	Reserved [S]
000650 <sub>H</sub>   00067C <sub>H</sub>	-	-	-	-	Reserved [S]
000680 <sub>H</sub>   00068C <sub>H</sub>	-	-	-	-	Reserved [S]
000690 <sub>H</sub>   0006BC <sub>H</sub>	-	-	-	-	Reserved [S]

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0006C0 <sub>H</sub>   0006CC <sub>H</sub>	-	-	-	-	Reserved [S]
0006D0 <sub>H</sub>   0006F0 <sub>H</sub>	-	-	-	-	Reserved
0006F4 <sub>H</sub>	-				Reserved
0006F8 <sub>H</sub>   0006FC <sub>H</sub>	-	-	-	-	Reserved
000700 <sub>H</sub>	-				Reserved
000704 <sub>H</sub>   00070C <sub>H</sub>	-	-	-	-	Reserved
000710 <sub>H</sub>	BPCCRA[R/W] B 00000000	BPCCRB[R/W] B 00000000	BPCCRC[R/W] B 00000000	-	Bus performance counter
000714 <sub>H</sub>	BPCTRA[R/W] W 00000000 00000000 00000000 00000000				
000718 <sub>H</sub>	BPCTRB[R/W] W 00000000 00000000 00000000 00000000				
00071C <sub>H</sub>	BPCTRC[R/W] W 00000000 00000000 00000000 00000000				
000720 <sub>H</sub>   0007F8 <sub>H</sub>	-	-	-	-	Reserved
0007FC <sub>H</sub>	BMODR[R] B,H,W XXXXXXXX	-	-	-	Operation mode
000800 <sub>H</sub>   00083C <sub>H</sub>	-	-	-	-	Reserved [S]
000840 <sub>H</sub>	FCTLR[R/W] H -0--1000 0--0----			FSTR[R/W] B -----001	Flash memory register [S]
000844 <sub>H</sub>	-	-	-	-	Reserved [S]
000848 <sub>H</sub>   000854 <sub>H</sub>	-	-	-	-	Reserved [S]
000858 <sub>H</sub>	-	-	WREN[R/W] H 00000000 00000000		Wild register [S]
00085C <sub>H</sub>   00087C <sub>H</sub>	-	-	-	-	Reserved [S]

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000880 <sub>H</sub>	WRAR0[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				Wild register [S]
000884 <sub>H</sub>	WRDR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000888 <sub>H</sub>	WRAR01[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
00088C <sub>H</sub>	WRDR01[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000890 <sub>H</sub>	WRAR02[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
000894 <sub>H</sub>	WRDR02[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000898 <sub>H</sub>	WRAR03[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
00089C <sub>H</sub>	WRDR03[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008A0 <sub>H</sub>	WRAR04[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008A4 <sub>H</sub>	WRDR04[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008A8 <sub>H</sub>	WRAR05[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008AC <sub>H</sub>	WRDR05[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B0 <sub>H</sub>	WRAR06[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008B4 <sub>H</sub>	WRDR06[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B8 <sub>H</sub>	WRAR07[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008BC <sub>H</sub>	WRDR07[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C0 <sub>H</sub>	WRAR08[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008C4 <sub>H</sub>	WRDR08[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C8 <sub>H</sub>	WRAR09[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008CC <sub>H</sub>	WRDR09[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0008D0 <sub>H</sub>	WRAR10[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				Wild register [S]
0008D4 <sub>H</sub>	WRDR10[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008D8 <sub>H</sub>	WRAR11[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008DC <sub>H</sub>	WRDR11[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008E0 <sub>H</sub>	WRAR12[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008E4 <sub>H</sub>	WRDR12[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008E8 <sub>H</sub>	WRAR13[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008EC <sub>H</sub>	WRDR13[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008F0 <sub>H</sub>	WRAR14[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008F4 <sub>H</sub>	WRDR14[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008F8 <sub>H</sub>	WRAR15[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008FC <sub>H</sub>	WRDR15[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000900 <sub>H</sub>   000BF8 <sub>H</sub>	-	-	-	-	Reserved
000BFC <sub>H</sub>	-		UER[W] B,H,W -----X		OCDU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000C00 <sub>H</sub>	DCCR0[R/W] W 0----000 --00--00 00000000 0-000000				DMA controller [S]
000C04 <sub>H</sub>	DCSR0[R/W] H 0----- ----000		DTCR0[R/W] H 00000000 00000000		
000C08 <sub>H</sub>	DSAR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C0C <sub>H</sub>	DDAR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C10 <sub>H</sub>	DCCR1[R/W] W 0----000 --00--00 00000000 0-000000				
000C14 <sub>H</sub>	DCSR1[R/W] H 0----- ----000		DTCR1[R/W] H 00000000 00000000		
000C18 <sub>H</sub>	DSAR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C1C <sub>H</sub>	DDAR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C20 <sub>H</sub>	DCCR2[R/W] W 0----000 --00--00 00000000 0-000000				
000C24 <sub>H</sub>	DCSR2[R/W] H 0----- ----000		DTCR2[R/W] H 00000000 00000000		
000C28 <sub>H</sub>	DSAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C2C <sub>H</sub>	DDAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C30 <sub>H</sub>	DCCR3[R/W] W 0----000 --00--00 00000000 0-000000				
000C34 <sub>H</sub>	DCSR3[R/W] H 0----- ----000		DTCR3[R/W] H 00000000 00000000		
000C38 <sub>H</sub>	DSAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C3C <sub>H</sub>	DDAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C40 <sub>H</sub>	DCCR4[R/W] W 0----000 --00--00 00000000 0-000000				
000C44 <sub>H</sub>	DCSR4[R/W] H 0----- ----000		DTCR4[R/W] H 00000000 00000000		

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
000C48 <sub>H</sub>	DSAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMA controller [S]	
000C4C <sub>H</sub>	DDAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C50 <sub>H</sub>	DCCR5[R/W] W 0----000 --00--00 00000000 0-000000					
000C54 <sub>H</sub>	DCSR5[R/W] H 0----- ----000		DTCR5[R/W] H 00000000 00000000			
000C58 <sub>H</sub>	DSAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C5C <sub>H</sub>	DDAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C60 <sub>H</sub>	DCCR6[R/W] W 0----000 --00--00 00000000 0-000000					
000C64 <sub>H</sub>	DCSR6[R/W] H 0----- ----000		DTCR6[R/W] H 00000000 00000000			
000C68 <sub>H</sub>	DSAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C6C <sub>H</sub>	DDAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C70 <sub>H</sub>	DCCR7[R/W] W 0----000 --00--00 00000000 0-000000					
000C74 <sub>H</sub>	DCSR7[R/W] H 0----- ----000		DTCR7[R/W] H 00000000 00000000			
000C78 <sub>H</sub>	DSAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C7C <sub>H</sub>	DDAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C80 <sub>H</sub>	-	-	-	-		
000DF0 <sub>H</sub>	-	-	-	-		
000DF4 <sub>H</sub>	-	-	DNMIR[R/W] B 0-----0	DILVR[R/W] B ---11111		
000DF8 <sub>H</sub>	DMACR[R/W] W 0----- ----000					
000DFC <sub>H</sub>	-	-	-	-		Reserved [S]
000E00 <sub>H</sub>	DDR00[R/W] B,H 00000000	DDR01[R/W] B,H 00000000	DDR02[R/W] B,H 00000000	DDR03[R/W] B,H 00000000		Data direction register
000E04 <sub>H</sub>	DDR04[R/W] B,H 00000000	DDR05[R/W] B,H -0000000	DDR06[R/W] B,H -0000000	DDR07[R/W] B,H ----000		
000E08 <sub>H</sub>	DDR08[R/W] B,H 00000000	DDR09[R/W] B,H 00000000	DDR10[R/W] B,H ----000	-		
000E0C <sub>H</sub>	-	-	-	-		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000E10 <sub>H</sub>   000E1C <sub>H</sub>	-	-	-	-	Reserved
000E20 <sub>H</sub>	PFR00[R/W] B,H 00000000	PFR01[R/W] B,H 00000000	PFR02[R/W] B,H 00000000	PFR03[R/W] B,H 00000000	Port function register
000E24 <sub>H</sub>	PFR04[R/W] B,H 00000000	PFR05[R/W] B,H -0000000	PFR06[R/W] B,H -0000000	PFR07[R/W] B,H -----000	
000E28 <sub>H</sub>	PFR08[R/W] B,H 00000000	PFR09[R/W] B,H 00000000	PFR10[R/W] B,H -----000	-	
000E2C <sub>H</sub>	-	-	-	-	
000E30 <sub>H</sub>   000E3C <sub>H</sub>	-	-	-	-	Reserved
000E40 <sub>H</sub>	PDDR00[R] B,H,W XXXXXXXXXX	PDDR01[R] B,H,W XXXXXXXXXX	PDDR02[R] B,H,W XXXXXXXXXX	PDDR03[R] B,H,W XXXXXXXXXX	Input data direct read register
000E44 <sub>H</sub>	PDDR04[R] B,H,W XXXXXXXXXX	PDDR05[R] B,H,W -XXXXXXXXXX	PDDR06[R] B,H,W -XXXXXXXXXX	PDDR07[R] B,H,W -----XXX	
000E48 <sub>H</sub>	PDDR08[R] B,H,W XXXXXXXXXX	PDDR09[R] B,H,W XXXXXXXXXX	PDDR10[R] B,H,W -----XXX	-	
000E4C <sub>H</sub>	-	-	-	-	
000E50 <sub>H</sub>   000E5C <sub>H</sub>	-	-	-	-	Reserved
000E60 <sub>H</sub>	EPFR00[R/W] B,H -----00	EPFR01[R/W] B,H ---00000	EPFR02[R/W] B,H --000000	EPFR03[R/W] B,H --000000	Extended port function register
000E64 <sub>H</sub>	-	-	EPFR06[R/W] B,H -----00	EPFR07[R/W] B,H ----0000	
000E68 <sub>H</sub>	EPFR08[R/W] B,H <sup>5</sup> ----0000	EPFR09[R/W] B,H -----0	EPFR10[R/W] B,H -0000000	-	
000E6C <sub>H</sub>	-	-	EPFR14[R/W] B,H --0-0-0-	-	
000E70 <sub>H</sub>	-	-	-	-	
000E74 <sub>H</sub>	-	-	-	-	
000E78 <sub>H</sub>	-	-	-	-	
000E7C <sub>H</sub>	-	-	-	-	
000E80 <sub>H</sub>	-	-	-	-	
000E84 <sub>H</sub>   000EBC <sub>H</sub>	-	-	-	-	



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000EC0 <sub>H</sub>	PPER00[R/W] B,H 00000000	PPER01[R/W] B,H 00000000	PPER02[R/W] B,H 00000000	PPER03[R/W] B,H 00000000	Port pull-up/down enable register
000EC4 <sub>H</sub>	PPER04[R/W] B,H 00000000	PPER05[R/W] B,H -0000000	PPER06[R/W] B,H -0000000	PPER07[R/W] B,H -----000	
000EC8 <sub>H</sub>	PPER08[R/W] B,H 00000000	PPER09[R/W] B,H 00000000	PPER10[R/W] B,H -----000	-	
000ECC <sub>H</sub>	-	-	-	-	
000ED0 <sub>H</sub>   000EDC <sub>H</sub>	-	-	-	-	Reserved
000EE0 <sub>H</sub>	PILR00[R/W] B,H 11111111	PILR01[R/W] B,H 11111111	PILR02[R/W] B,H 11111111	PILR03[R/W] B,H 11111111	Port input level selection register
000EE4 <sub>H</sub>	PILR04[R/W] B,H 11111111	PILR05[R/W] B,H -1111111	PILR06[R/W] B,H -1111111	PILR07[R/W] B,H -----111	
000EE8 <sub>H</sub>	PILR08[R/W] B,H 11111111	PILR09[R/W] B,H 11111111	PILR10[R/W] B,H -----111	-	
000EEC <sub>H</sub>	-	-	-	-	
000EF0 <sub>H</sub>   000EFC <sub>H</sub>	-	-	-	-	Reserved
000F00 <sub>H</sub>   000F1C <sub>H</sub>	-	-	-	-	Reserved
000F20 <sub>H</sub>	PODR00[R/W] B,H 00000000	PODR01[R/W] B,H 00000000	PODR02[R/W] B,H 00000000	PODR03[R/W] B,H 00000000	Port output drive register
000F24 <sub>H</sub>	PODR04[R/W] B,H 00000000	PODR05[R/W] B,H -0000000	PODR06[R/W] B,H -0000000	PODR07[R/W] B,H -----000	
000F28 <sub>H</sub>	PODR08[R/W] B,H 00000000	PODR09[R/W] B,H 00000000	PODR10[R/W] B,H -----000	-	
000F2C <sub>H</sub>	-	-	-	-	
000F30 <sub>H</sub>   000F3C <sub>H</sub>	-	-	-	-	Reserved
000F40 <sub>H</sub>	PORTEN[R/W] B,H,W -----00	-	-	-	Port input enable register
000F44 <sub>H</sub>	KEYCDR[R/W] H 00000000 00000000		-	-	Port key code
000F48 <sub>H</sub>	ADERH[R/W] B,H ----- 11111111		ADERL[R/W] B,H -11111111 11111111		Analog input enable register
000F4C <sub>H</sub>	DAER[R/W] B,H -----0	-	-	-	Analog output enable register

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000F50 <sub>H</sub>   000FFC <sub>H</sub>	-	-	-	-	Reserved
001000 <sub>H</sub>	SACR[R/W] B,H,W -----0	PICD[R/W] B,H,W ----0011	-	-	Synchronous/asynchronous switch control
001004 <sub>H</sub>   0010BC <sub>H</sub>	-	-	-	-	Reserved
0010C0 <sub>H</sub>	-	-	-	CRCCR[R/W] B,H,W -0000000	CRC arithmetic operation 0
0010C4 <sub>H</sub>	CRCINIT[R/W] B,H,W 11111111 11111111 11111111 11111111				
0010C8 <sub>H</sub>	CRCIN[R/W] B,H,W 00000000 00000000 00000000 00000000				
0010CC <sub>H</sub>	CRCCR[R] B,H,W 11111111 11111111 11111111 11111111				
0010D0 <sub>H</sub>	-	-	-	CRCCR1[R/W] B,H,W -0000000	CRC arithmetic operation 1
0010D4 <sub>H</sub>	CRCINIT1[R/W] B,H,W 11111111 11111111 11111111 11111111				
0010D8 <sub>H</sub>	CRCIN1[R/W] B,H,W 00000000 00000000 00000000 00000000				
0010DC <sub>H</sub>	CRCCR1[R] B,H,W 11111111 11111111 11111111 11111111				
0010E0 <sub>H</sub>   0010FC <sub>H</sub>	-	-	-	-	Reserved
001100 <sub>H</sub>	TCGS[R/W] B,H,W -----00	-	-	TCGSE[R/W] B,H,W --000000	Free-run timer simultaneous activation
001104 <sub>H</sub>	CPCLRB0/CPCLR0[R/W] H,W 11111111 11111111		TCDT0[R/W] H,W 00000000 00000000		Free-run timer 0
001108 <sub>H</sub>	TCCS0[R/W] B,H,W 00000000 01000000 ----0000 -----				
00110C <sub>H</sub>	CPCLRB1/CPCLR1[R/W] H,W 11111111 11111111		TCDT1[R/W] H,W 00000000 00000000		Free-run timer 1
001110 <sub>H</sub>	TCCS1[R/W] B,H,W 00000000 01000000 ----0000 -----				
001114 <sub>H</sub>	CPCLRB2/CPCLR2[R/W] H,W 11111111 11111111		TCDT2[R/W] H,W 00000000 00000000		Free-run timer 2
001118 <sub>H</sub>	TCCS2[R/W] B,H,W 00000000 01000000 ----0000 -----				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00111C <sub>H</sub>	CPCLRB3/CPCLR3[R/W] H,W 11111111 11111111		TCDT3[R/W] H,W 00000000 00000000		Free-run timer 3
001120 <sub>H</sub>	TCCS3[R/W] B,H,W 00000000 01000000 ----0000 -----				
001124 <sub>H</sub>	CPCLRB4/CPCLR4[R/W] H,W 11111111 11111111		TCDT4[R/W] H,W 00000000 00000000		Free-run timer 4
001128 <sub>H</sub>	TCCS4[R/W] B,H,W 00000000 01000000 ----0000 -----				
00112C <sub>H</sub>	CPCLRB5/CPCLR5[R/W] H,W 11111111 11111111		TCDT5[R/W] H,W 00000000 00000000		Free-run timer 5
001130 <sub>H</sub>	TCCS5[R/W] B,H,W 00000000 01000000 ----0000 -----				
001134 <sub>H</sub>	FRS0[R/W] B,H,W ----- -000-000 -000-000 -000-000				Free-run timer selection
001138 <sub>H</sub>	FRS1[R/W] B,H,W ----- -000-000 -000-000 -000-000				
00113C <sub>H</sub>	FRS2[R/W] B,H,W ----- -000-000 -000-000 -000-000				
001140 <sub>H</sub>	-				
001144 <sub>H</sub>	FRS4[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001148 <sub>H</sub>	FRS5[R/W] B,H,W -----000 -000-000 -000-000 -000-000				
00114C <sub>H</sub>	FRS6[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001150 <sub>H</sub>	-				
001154 <sub>H</sub>	OCCPB0/OCCP0[R/W] H,W 00000000 00000000		OCCPB1/OCCP1[R/W] H,W 00000000 00000000		Output compare 0/1
001158 <sub>H</sub>	OCS01[R/W] B,H,W -110--00 00001100		- OCMOD01[R/W] B,H,W -----00		
00115C <sub>H</sub>	OCCPB2/OCCP2[R/W] H,W 00000000 00000000		OCCPB3/OCCP3[R/W] H,W 00000000 00000000		Output compare 2/3
001160 <sub>H</sub>	OCS23[R/W] B,H,W -110--00 00001100		- OCMOD23[R/W] B,H,W -----00		
001164 <sub>H</sub>	OCCPB4/OCCP4[R/W] H,W 00000000 00000000		OCCPB5/OCCP5[R/W] H,W 00000000 00000000		Output compare 4/5
001168 <sub>H</sub>	OCS45[R/W] B,H,W -110--00 00001100		- OCMOD45[R/W] B,H,W -----00		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00116C <sub>H</sub>	OCCPB6/OCCP6[R/W] H,W 00000000 00000000		OCCPB7/OCCP7[R/W] H,W 00000000 00000000		Output compare 6/7
001170 <sub>H</sub>	OCS67[R/W] B,H,W -110--00 00001100		-	OCMOD67[R/W] B,H,W -----00	
001174 <sub>H</sub>	OCCPB8/OCCP8[R/W] H,W 00000000 00000000		OCCPB9/OCCP9[R/W] H,W 00000000 00000000		Output compare 8/9
001178 <sub>H</sub>	OCS89[R/W] B,H,W -110--00 00001100		-	OCMOD89[R/W] B,H,W -----00	
00117C <sub>H</sub>	OCCPB10/OCCP10[R/W] H,W 00000000 00000000		OCCPB11/OCCP11[R/W] H,W 00000000 00000000		Output compare 10/11
001180 <sub>H</sub>	OCS1011[R/W] B,H,W -110--00 00001100		-	OCMOD1011 [R/W] B,H,W -----00	
001184 <sub>H</sub>	IPCP0[R] H,W 00000000 00000000		IPCP1[R] H,W 00000000 00000000		Input capture 0/1
001188 <sub>H</sub>	ICS01[R/W] B,H,W -----00 00000000		-	LSYNS[R/W] B,H,W ----0000	
00118C <sub>H</sub>	IPCP2[R] H,W 00000000 00000000		IPCP3[R] H,W 00000000 00000000		Input capture 2/3
001190 <sub>H</sub>	ICS23[R/W] B,H,W -----00 00000000		-	-	
001194 <sub>H</sub>	-				Reserved
001198 <sub>H</sub>	-				
00119C <sub>H</sub>	-				Reserved
0011A0 <sub>H</sub>	-				
0011A4 <sub>H</sub>	DTSR[R/W] B,H,W -----10	-	-	-	DTTI selection
0011A8 <sub>H</sub>	TMRR0[R/W] H,W 00000000 00000001		TMRR1[R/W] H,W 00000000 00000001		Waveform generator 0/1/2
0011AC <sub>H</sub>	TMRR2[R/W] H,W 00000000 00000001		-	-	
0011B0 <sub>H</sub>	DTSCR0[R/W] B,H,W 00000000	DTSCR1[R/W] B,H,W 00000000	DTSCR2[R/W] B,H,W 00000000	-	
0011B4 <sub>H</sub>	-	DTIRO[R/W] B,H,W 000000--	-	DTMNS0[R/W] B,H,W 00---000	
0011B8 <sub>H</sub>	-	SIGCR10[R/W] B,H,W 00000000	-	SIGCR20[R/W] B,H,W 000000-1	
0011BC <sub>H</sub>	PICS0[R/W] B,H,W 000000-- -----				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0011C0 <sub>H</sub>	TMRR3[R/W] H,W 00000000 00000001		TMRR4[R/W] H,W 00000000 00000001		Waveform generator 3/4/5
0011C4 <sub>H</sub>	TMRR5[R/W] H,W 00000000 00000001		-	-	
0011C8 <sub>H</sub>	DTSCR3[R/W] B,H,W 00000000	DTSCR4[R/W] B,H,W 00000000	DTSCR5[R/W] B,H,W 00000000	-	
0011CC <sub>H</sub>	-	DTIR1[R/W] B,H,W 000000--	-	DTMNS1[R/W] B,H,W 00---000	Waveform generator 3/4/5
0011D0 <sub>H</sub>	-	SIGCR11[R/W] B,H,W 00000000	-	SIGCR21[R/W] B,H,W -----1	
0011D4 <sub>H</sub>	-				
0011D8 <sub>H</sub>	-				12-bit A/D converter
0011DC <sub>H</sub>	ADTSS[R/W] B,H,W -----0	-	-	-	
0011E0 <sub>H</sub>	ADTSE[R/W] B,H,W ----- 00000000 -0000000 00000000				
0011E4 <sub>H</sub>	ADCOMP0/ADCOMPB0[R/W] H,W 00000000 00000000		ADCOMP1/ADCOMPB1[R/W] H,W 00000000 00000000		
0011E8 <sub>H</sub>	ADCOMP2/ADCOMPB2[R/W] H,W 00000000 00000000		ADCOMP3/ADCOMPB3[R/W] H,W 00000000 00000000		
0011EC <sub>H</sub>	ADCOMP4/ADCOMPB4[R/W] H,W 00000000 00000000		ADCOMP5/ADCOMPB5[R/W] H,W 00000000 00000000		
0011F0 <sub>H</sub>	ADCOMP6/ADCOMPB6[R/W] H,W 00000000 00000000		ADCOMP7/ADCOMPB7[R/W] H,W 00000000 00000000		
0011F4 <sub>H</sub>	ADCOMP8/ADCOMPB8[R/W] H,W 00000000 00000000		ADCOMP9/ADCOMPB9[R/W] H,W 00000000 00000000		
0011F8 <sub>H</sub>	ADCOMP10/ADCOMPB10[R/W] H,W 00000000 00000000		ADCOMP11/ADCOMPB11[R/W] H,W 00000000 00000000		
0011FC <sub>H</sub>	ADCOMP12/ADCOMPB12[R/W] H,W 00000000 00000000		ADCOMP13/ADCOMPB13[R/W] H,W 00000000 00000000		
001200 <sub>H</sub>	ADCOMP14/ADCOMPB14[R/W] H,W 00000000 00000000		-		
001204 <sub>H</sub>	ADCOMP16/ADCOMPB16[R/W] H,W 00000000 00000000		ADCOMP17/ADCOMPB17[R/W] H,W 00000000 00000000		
001208 <sub>H</sub>	ADCOMP18/ADCOMPB18[R/W] H,W 00000000 00000000		ADCOMP19/ADCOMPB19[R/W] H,W 00000000 00000000		
00120C <sub>H</sub>	ADCOMP20/ADCOMPB20[R/W] H,W 00000000 00000000		ADCOMP21/ADCOMPB21[R/W] H,W 00000000 00000000		
001210 <sub>H</sub>	ADCOMP22/ADCOMPB22[R/W] H,W 00000000 00000000		ADCOMP23/ADCOMPB23[R/W] H,W 00000000 00000000		
001214 <sub>H</sub>	-				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001218 <sub>H</sub>	-	-	-	-	12-bit A/D converter
00121C <sub>H</sub>	-	-	-	-	
001220 <sub>H</sub>	-	-	-	-	
001224 <sub>H</sub>	ADTCS0[R/W] B,H,W 00000000 0010-000		ADTCS1[R/W] B,H,W 00000000 0010-000		
001228 <sub>H</sub>	ADTCS2[R/W] B,H,W 00000000 0010-000		ADTCS3[R/W] B,H,W 00000000 0010-000		
00122C <sub>H</sub>	ADTCS4[R/W] B,H,W 00000000 0010-000		ADTCS5[R/W] B,H,W 00000000 0010-000		
001230 <sub>H</sub>	ADTCS6[R/W] B,H,W 00000000 0010-000		ADTCS7[R/W] B,H,W 00000000 0010-000		
001234 <sub>H</sub>	ADTCS8[R/W] B,H,W 00000000 0010-000		ADTCS9[R/W] B,H,W 00000000 0010-000		
001238 <sub>H</sub>	ADTCS10[R/W] B,H,W 00000000 0010-000		ADTCS11[R/W] B,H,W 00000000 0010-000		
00123C <sub>H</sub>	ADTCS12[R/W] B,H,W 00000000 0010-000		ADTCS13[R/W] B,H,W 00000000 0010-000		
001240 <sub>H</sub>	ADTCS14[R/W] B,H,W 00000000 0010-000		-		
001244 <sub>H</sub>	ADTCS16[R/W] B,H,W 00000000 00100000		ADTCS17[R/W] B,H,W 00000000 00100000		
001248 <sub>H</sub>	ADTCS18[R/W] B,H,W 00000000 00100000		ADTCS19[R/W] B,H,W 00000000 00100000		
00124C <sub>H</sub>	ADTCS20[R/W] B,H,W 00000000 00100000		ADTCS21[R/W] B,H,W 00000000 00100000		
001250 <sub>H</sub>	ADTCS22[R/W] B,H,W 00000000 00100000		ADTCS23[R/W] B,H,W 00000000 00100000		
001254 <sub>H</sub>	-	-	-	-	
001258 <sub>H</sub>	-	-	-	-	
00125C <sub>H</sub>	-	-	-	-	
001260 <sub>H</sub>	-	-	-	-	
001264 <sub>H</sub>	ADTCD0[R] B,H,W 10--0000 00000000		ADTCD1[R] B,H,W 10--0000 00000000		
001268 <sub>H</sub>	ADTCD2[R] B,H,W 10--0000 00000000		ADTCD3[R] B,H,W 10--0000 00000000		
00126C <sub>H</sub>	ADTCD4[R] B,H,W 10--0000 00000000		ADTCD5[R] B,H,W 10--0000 00000000		
001270 <sub>H</sub>	ADTCD6[R] B,H,W 10--0000 00000000		ADTCD7[R] B,H,W 10--0000 00000000		
001274 <sub>H</sub>	ADTCD8[R] B,H,W 10--0000 00000000		ADTCD9[R] B,H,W 10--0000 00000000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001278 <sub>H</sub>	ADTCD10[R] B,H,W 10--0000 00000000		ADTCD11[R] B,H,W 10--0000 00000000		12-bit A/D converter
00127C <sub>H</sub>	ADTCD12[R] B,H,W 10--0000 00000000		ADTCD13[R] B,H,W 10--0000 00000000		
001280 <sub>H</sub>	ADTCD14[R] B,H,W 10--0000 00000000		-		
001284 <sub>H</sub>	ADTCD16[R] B,H,W 10--0000 00000000		ADTCD17[R] B,H,W 10--0000 00000000		
001288 <sub>H</sub>	ADTCD18[R] B,H,W 10--0000 00000000		ADTCD19[R] B,H,W 10--0000 00000000		
00128C <sub>H</sub>	ADTCD20[R] B,H,W 10--0000 00000000		ADTCD21[R] B,H,W 10--0000 00000000		
001290 <sub>H</sub>	ADTCD22[R] B,H,W 10--0000 00000000		ADTCD23[R] B,H,W 10--0000 00000000		
001294 <sub>H</sub>	-	-	-	-	
001298 <sub>H</sub>	-	-	-	-	
00129C <sub>H</sub>	-	-	-	-	
0012A0 <sub>H</sub>	-	-	-	-	
0012A4 <sub>H</sub>	ADCS0[R/W] B,H,W 0-----		ADCH0[R] B,H,W ----000	ADMD0[R/W] B,H,W ----0000	
0012A8 <sub>H</sub>	ADCS1[R/W] B,H,W 0-----		ADCH1[R] B,H,W ----000	ADMD1[R/W] B,H,W ----0000	
0012AC <sub>H</sub>	ADCS2[R/W] B,H,W 0-----		ADCH2[R] B,H,W ----000	ADMD2[R/W] B,H,W ----0000	
0012B0 <sub>H</sub>	MTRCSR[R/W] B,H,W -----0	-	-	-	Motor control extension function
0012B4 <sub>H</sub>	RTOSEL0[R/W] B,H,W --000000	RTOSEL1[R/W] B,H,W -----0	-	-	
0012B8 <sub>H</sub>   0012FC <sub>H</sub>	-	-	-	-	Reserved
001300 <sub>H</sub>	-	-	-	-	Reserved
001304 <sub>H</sub>	-	-	-	-	
001308 <sub>H</sub>	-	-	-	-	
00130C <sub>H</sub>	-	-	-	-	
001310 <sub>H</sub>	-	-	-	-	
001314 <sub>H</sub>	-	-	-	-	
001318 <sub>H</sub>	-	-	-	-	
00131C <sub>H</sub>	-	-	-	-	
001320 <sub>H</sub>	-	-	-	-	
001324 <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001328 <sub>H</sub>   00132C <sub>H</sub>	-	-	-	-	Reserved
001330 <sub>H</sub>	-	-	-	-	
001334 <sub>H</sub>   0013FC <sub>H</sub>	-	-	-	-	Reserved
001400 <sub>H</sub>	DACR[R/W] B,H,W -----0	-	DADR[R/W] H,W -----XX XXXXXXXX	-	DAC
001404 <sub>H</sub>   0014FC <sub>H</sub>	-	-	-	-	Reserved
001500 <sub>H</sub>	SCR0/(IBCR0) [R/W] B,H,W 0--00000	SMR0[R/W] B,H,W 000000-0	SSR0[R/W] B,H,W 0--00011	ESCR0/(IBSR0) [R/W] B,H,W 00000000	Multi Function Serial I/F 0
001504 <sub>H</sub>	-/(RDR10/(TDR10))[R/W] B,H,W ----- *3		RDR00/(TDR00)[R/W] B,H,W -----0 00000000 *1		*1: Byte access is possible only for access to lower 8 bits.
001508 <sub>H</sub>	SACSR0[R/W] B,H,W 0---000 00000000		STMR0[R] B,H,W 00000000 00000000		
00150C <sub>H</sub>	STMCR0[R/W] B,H,W 00000000 00000000		-/(SFUR0) [R/W] B,H,W ----- *4		*3: Reserved because CSIO mode is not set immediately after reset
001510 <sub>H</sub>	-	-	-/(SFLR10) [R/W] B,H,W ----- *4	-/(SFLR00) [R/W] B,H,W ----- *4	
001514 <sub>H</sub>	-	-	-	-	*4: Reserved because LIN2.1 mode is not set immediately after reset
001518 <sub>H</sub>	-	-	-	-	
00151C <sub>H</sub>	BGR0[R/W] H,W 00000000 00000000		-/(ISMK0)[R/W] B,H,W ----- *2	-/(ISBA0)[R/W] B,H,W ----- *2	
001520 <sub>H</sub>	FCR10[R/W] B,H,W 00-00100	FCR00[R/W] B,H,W -0000000	FBYTE20[R/W] B,H,W 00000000	FBYTE10[R/W] B,H,W 00000000	



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001524 <sub>H</sub>	SCR1[R/W] B,H,W 0--00000	SMR1[R/W] B,H,W 000000-0	SSR1[R/W] B,H,W 0--00011	ESCR1[R/W] B,H,W 00000000	Multi Function Serial I/F 1  *1: Byte access is possible only for access to lower 8 bits.  *3: Reserved because CSIO mode is not set immediately after reset  *4: Reserved because LIN2.1 mode is not set immediately after reset
001528 <sub>H</sub>	-/(RDR11/(TDR11))[R/W] B,H,W ----- *3		RDR01/(TDR01)[R/W] B,H,W -----0 00000000 *1		
00152C <sub>H</sub>	SACSR1[R/W] B,H,W 0---000 00000000		STMTR1[R] B,H,W 00000000 00000000		
001530 <sub>H</sub>	STMCR1[R/W] B,H,W 00000000 00000000		-/(SCSCR1/SFUR1) [R/W] B,H,W ----- *3 *4		
001534 <sub>H</sub>	-/(SCSTR31) [R/W] B,H,W ----- *3	-/(SCSTR21) [R/W] B,H,W ----- *3	-/(SCSTR11/ SFLR11) [R/W] B,H,W ----- *3 *4	-/(SCSTR01/ SFLR01) [R/W] B,H,W ----- *3 *4	
001538 <sub>H</sub>	-	-	-	-	
00153C <sub>H</sub>	-	-	-	TBYTE01[R/W] B,H,W 00000000	
001540 <sub>H</sub>	BGR1[R/W] H,W 00000000 00000000		-	-	
001544 <sub>H</sub>	FCR11[R/W] B,H,W 00-00100	FCR01[R/W] B,H,W -0000000	FBYTE21[R/W] B,H,W 00000000	FBYTE11[R/W] B,H,W 00000000	
001548 <sub>H</sub>	SCR2/(IBCR2) [R/W] B,H,W 0--00000	SMR2[R/W] B,H,W 000000-0	SSR2[R/W] B,H,W 0--00011	ESCR2/(IBSR2) [R/W] B,H,W 00000000	
00154C <sub>H</sub>	-/(RDR12/(TDR12))[R/W] B,H,W ----- *3		RDR02/(TDR02)[R/W] B,H,W -----0 00000000 *1		
001550 <sub>H</sub>	SACSR2[R/W] B,H,W 0---000 00000000		STMTR2[R] B,H,W 00000000 00000000		
001554 <sub>H</sub>	STMCR2[R/W] B,H,W 00000000 00000000		-/(SCSCR2/SFUR2) [R/W] B,H,W ----- *3 *4		
001558 <sub>H</sub>	-/(SCSTR32) [R/W] B,H,W ----- *3	-/(SCSTR22) [R/W] B,H,W ----- *3	-/(SCSTR12/ SFLR12) [R/W] B,H,W ----- *3 *4	-/(SCSTR02/ SFLR02) [R/W] B,H,W ----- *3 *4	
00155C <sub>H</sub>	-	-	-	-	
001560 <sub>H</sub>	-	-	-	TBYTE02[R/W] B,H,W 00000000	
001564 <sub>H</sub>	BGR2[R/W] H,W 00000000 00000000		-/(ISMK2)[R/W] B,H,W ----- *2	-/(ISBA2)[R/W] B,H,W ----- *2	
001568 <sub>H</sub>	FCR12[R/W] B,H,W 00-00100	FCR02[R/W] B,H,W -0000000	FBYTE22[R/W] B,H,W 00000000	FBYTE12[R/W] B,H,W 00000000	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00156C <sub>H</sub>	SCR3/(IBCR3) [R/W] B,H,W 0--00000	SMR3[R/W] B,H,W 000000-0	SSR3[R/W] B,H,W 0--00011	ESCR3/(IBSR3) [R/W] B,H,W 00000000	Multi Function Serial I/F 3  *1: Byte access is possible only for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset  *3: Reserved because CSIO mode is not set immediately after reset  *4: Reserved because LIN2.1 mode is not set immediately after reset
001570 <sub>H</sub>	-(RDR13/(TDR13))[R/W] B,H,W ----- *3		RDR03/(TDR03)[R/W] B,H,W -----0 00000000 *1		
001574 <sub>H</sub>	SACSR3[R/W] B,H,W 0---000 00000000		STMR3[R] B,H,W 00000000 00000000		
001578 <sub>H</sub>	STMCR3[R/W] B,H,W 00000000 00000000		-(SCSCR3/SFUR3) [R/W] B,H,W ----- *3 *4		
00157C <sub>H</sub>	-(SCSTR33) [R/W] B,H,W ----- *3	-(SCSTR23) [R/W] B,H,W ----- *3	-(SCSTR13/ SFLR13) [R/W] B,H,W ----- *3 *4	-(SCSTR03/ SFLR03) [R/W] B,H,W ----- *3 *4	
001580 <sub>H</sub>	-	-	-	-	
001584 <sub>H</sub>	-	-	-	TBYTE03[R/W] B,H,W 00000000	
001588 <sub>H</sub>	BGR3[R/W] H,W 00000000 00000000		-(ISMK3)[R/W] B,H,W ----- *2	-(ISBA3)[R/W] B,H,W ----- *2	
00158C <sub>H</sub>	FCR13[R/W] B,H,W 00-00100	FCR03[R/W] B,H,W -0000000	FBYTE23[R/W] B,H,W 00000000	FBYTE13[R/W] B,H,W 00000000	
001590 <sub>H</sub>   001FFC <sub>H</sub>	-	-	-	-	
002000 <sub>H</sub>	CTRLR0[R/W] B,H,W ----- 000-0001		STATR0[R/W] B,H,W ----- 00000000		CAN 0 64msb
002004 <sub>H</sub>	ERRCNT0 [R] B,H,W 00000000 00000000		BTR0[R/W] B,H,W -0100011 00000001		
002008 <sub>H</sub>	INTR0[R] B,H,W 00000000 00000000		TESTR0[R/W] B,H,W ----- X00000--		
00200C <sub>H</sub>	BRPER0[R/W] B,H,W ----- ----0000		-		
002010 <sub>H</sub>	IF1CREQ0[R/W] B,H,W 0----- 00000001		IF1CMSK0[R/W] B,H,W ----- 00000000		
002014 <sub>H</sub>	IF1MSK20[R/W] B,H,W 11-11111 11111111		IF1MSK10[R/W] B,H,W 11111111 11111111		
002018 <sub>H</sub>	IF1ARB20[R/W] B,H,W 00000000 00000000		IF1ARB10[R/W] B,H,W 00000000 00000000		
00201C <sub>H</sub>	IF1MCTR0[R/W] B,H,W 00000000 0--0000		-		
002020 <sub>H</sub>	IF1DTA10[R/W] B,H,W 00000000 00000000		IF1DTA20[R/W] B,H,W 00000000 00000000		
002024 <sub>H</sub>	IF1DTB10[R/W] B,H,W 00000000 00000000		IF1DTB20[R/W] B,H,W 00000000 00000000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002028 <sub>H</sub> , 00202C <sub>H</sub>	-	-	-	-	CAN 0 64msb
002030 <sub>H</sub> , 002034 <sub>H</sub>	Reserved (IF1 data mirror)				
002038 <sub>H</sub> , 00203C <sub>H</sub>	-	-	-	-	
002040 <sub>H</sub>	IF2CREQ0[R/W] B,H,W 0----- 00000001		IF2CMSK0[R/W] B,H,W ----- 00000000		
002044 <sub>H</sub>	IF2MSK20[R/W] B,H,W 11-11111 11111111		IF2MSK10[R/W] B,H,W 11111111 11111111		
002048 <sub>H</sub>	IF2ARB20[R/W] B,H,W 00000000 00000000		IF2ARB10[R/W] B,H,W 00000000 00000000		
00204C <sub>H</sub>	IF2MCTR0[R/W] B,H,W 00000000 0--0000		-		
002050 <sub>H</sub>	IF2DTA10[R/W] B,H,W 00000000 00000000		IF2DTA20[R/W] B,H,W 00000000 00000000		
002054 <sub>H</sub>	IF2DTB10[R/W] B,H,W 00000000 00000000		IF2DTB20[R/W] B,H,W 00000000 00000000		
002058 <sub>H</sub> , 00205C <sub>H</sub>	-	-	-	-	
002060 <sub>H</sub> , 002064 <sub>H</sub>	Reserved (IF2 data mirror)				
002068 <sub>H</sub> ,   00207C <sub>H</sub>	-	-	-	-	
002080 <sub>H</sub>	TREQR20[R] B,H,W 00000000 00000000		TREQR10[R] B,H,W 00000000 00000000		
002084 <sub>H</sub>	TREQR40[R] B,H,W 00000000 00000000		TREQR30[R] B,H,W 00000000 00000000		
002088 <sub>H</sub>	-	-	-	-	
00208C <sub>H</sub>	-	-	-	-	
002090 <sub>H</sub>	NEWDT20[R] B,H,W 00000000 00000000		NEWDT10[R] B,H,W 00000000 00000000		
002094 <sub>H</sub>	NEWDT40[R] B,H,W 00000000 00000000		NEWDT30[R] B,H,W 00000000 00000000		
002098 <sub>H</sub>	-	-	-	-	
00209C <sub>H</sub>	-	-	-	-	
0020A0 <sub>H</sub>	INTPND20[R] B,H,W 00000000 00000000		INTPND10[R] B,H,W 00000000 00000000		
0020A4 <sub>H</sub>	INTPND40[R] B,H,W 00000000 00000000		INTPND30[R] B,H,W 00000000 00000000		
0020A8 <sub>H</sub>	-	-	-	-	
0020AC <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0020B0 <sub>H</sub>	MSGVAL20[R] B,H,W 00000000 00000000		MSGVAL10[R] B,H,W 00000000 00000000		CAN 0 64msb
0020B4 <sub>H</sub>	MSGVAL40[R] B,H,W 00000000 00000000		MSGVAL30[R] B,H,W 00000000 00000000		
0020B8 <sub>H</sub>	-		-		
0020BC <sub>H</sub>	-		-		
0020C0 <sub>H</sub>   0020FC <sub>H</sub>	-		-		
002100 <sub>H</sub>	CTRLR1[R/W] B,H,W ----- 000-0001		STATR1[R/W] B,H,W ----- 00000000		CAN 1 64msb
002104 <sub>H</sub>	ERRCNT1 [R] B,H,W 00000000 00000000		BTR1[R/W] B,H,W -0100011 00000001		
002108 <sub>H</sub>	INTR1[R] B,H,W 00000000 00000000		TESTR1[R/W] B,H,W ----- X00000--		
00210C <sub>H</sub>	BRPER1[R/W] B,H,W ----- ----0000		-		
002110 <sub>H</sub>	IF1CREQ1[R/W] B,H,W 0----- 00000001		IF1CMSK1[R/W] B,H,W ----- 00000000		
002114 <sub>H</sub>	IF1MSK21[R/W] B,H,W 11-11111 11111111		IF1MSK11[R/W] B,H,W 11111111 11111111		
002118 <sub>H</sub>	IF1ARB21[R/W] B,H,W 00000000 00000000		IF1ARB11[R/W] B,H,W 00000000 00000000		
00211C <sub>H</sub>	IF1MCTR1[R/W] B,H,W 00000000 0---0000		-		
002120 <sub>H</sub>	IF1DTA11[R/W] B,H,W 00000000 00000000		IF1DTA21[R/W] B,H,W 00000000 00000000		
002124 <sub>H</sub>	IF1DTB11[R/W] B,H,W 00000000 00000000		IF1DTB21[R/W] B,H,W 00000000 00000000		
002128 <sub>H</sub> , 00212C <sub>H</sub>	-		-		
002130 <sub>H</sub> , 002134 <sub>H</sub>	Reserved (IF1 data mirror)				
002138 <sub>H</sub> , 00213C <sub>H</sub>	-		-		
002140 <sub>H</sub>	IF2CREQ1[R/W] B,H,W 0----- 00000001		IF2CMSK1[R/W] B,H,W ----- 00000000		
002144 <sub>H</sub>	IF2MSK21[R/W] B,H,W 11-11111 11111111		IF2MSK11[R/W] B,H,W 11111111 11111111		
002148 <sub>H</sub>	IF2ARB21[R/W] B,H,W 00000000 00000000		IF2ARB11[R/W] B,H,W 00000000 00000000		
00214C <sub>H</sub>	IF2MCTR1[R/W] B,H,W 00000000 0---0000		-		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002150 <sub>H</sub>	IF2DTA11[R/W] B,H,W 00000000 00000000		IF2DTA21[R/W] B,H,W 00000000 00000000		CAN 1 64msb
002154 <sub>H</sub>	IF2DTB11[R/W] B,H,W 00000000 00000000		IF2DTB21[R/W] B,H,W 00000000 00000000		
002158 <sub>H</sub> , 00215C <sub>H</sub>	-		-		
002160 <sub>H</sub> , 002164 <sub>H</sub>	Reserved (IF2 data mirror)				
002168 <sub>H</sub>   00217C <sub>H</sub>	-		-		
002180 <sub>H</sub>	TREQR21[R] B,H,W 00000000 00000000		TREQR11[R] B,H,W 00000000 00000000		
002184 <sub>H</sub>	TREQR41[R] B,H,W 00000000 00000000		TREQR31[R] B,H,W 00000000 00000000		
002188 <sub>H</sub>	-		-		
00218C <sub>H</sub>	-		-		
002190 <sub>H</sub>	NEWDT21[R] B,H,W 00000000 00000000		NEWDT11[R] B,H,W 00000000 00000000		
002194 <sub>H</sub>	NEWDT41[R] B,H,W 00000000 00000000		NEWDT31[R] B,H,W 00000000 00000000		
002198 <sub>H</sub>	-		-		
00219C <sub>H</sub>	-		-		
0021A0 <sub>H</sub>	INTPND21[R] B,H,W 00000000 00000000		INTPND11[R] B,H,W 00000000 00000000		
0021A4 <sub>H</sub>	INTPND41[R] B,H,W 00000000 00000000		INTPND31[R] B,H,W 00000000 00000000		
0021A8 <sub>H</sub>	-		-		
0021AC <sub>H</sub>	-		-		
0021B0 <sub>H</sub>	MSGVAL21[R] B,H,W 00000000 00000000		MSGVAL11[R] B,H,W 00000000 00000000		
0021B4 <sub>H</sub>	MSGVAL41[R] B,H,W 00000000 00000000		MSGVAL31[R] B,H,W 00000000 00000000		
0021B8 <sub>H</sub>	-		-		
0021BC <sub>H</sub>	-		-		
0021C0 <sub>H</sub>   0021FC <sub>H</sub>	-		-		
002200 <sub>H</sub>   0022FC <sub>H</sub>	-		-		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
002300 <sub>H</sub>	DFCTLR[R/W] B,H,W -0-----	-	-	DFSTR[R/W] B,H,W -----001	WorkFlash
002304 <sub>H</sub>	-	-	-	-	
002308 <sub>H</sub>	FLIFCTLR[R/W] B,H,W ---0--00	-	FLIFFER1[R/W] B,H,W -----	FLIFFER2[R/W] B,H,W -----	
00230C <sub>H</sub>   002FFC <sub>H</sub>	-	-	-	-	Reserved
003000 <sub>H</sub>	SEEARX[R] B,H,W --000000 00000000	-	DEEARX[R] B,H,W --000000 00000000	-	XBS RAM ECC control register
003004 <sub>H</sub>	EECSR[X/R/W] B,H,W ----00-0	-	EFEARX[R/W] B,H,W --000000 00000000	-	
003008 <sub>H</sub>	-	EFECSR[X/R/W] B,H,W -----0 00000000 00000000	-	-	
00300C <sub>H</sub>	TEAR0X[R] B,H,W 000----- --000000 00000000	-	-	-	XBS RAM diagnosis register
003010 <sub>H</sub>	TEAR1X[R] B,H,W 000----- --000000 00000000	-	-	-	
003014 <sub>H</sub>	TEAR2X[R] B,H,W 000----- --000000 00000000	-	-	-	
003018 <sub>H</sub>	TAEARX[R/W] B,H,W --101111 11111111	-	TASARX[R/W] B,H,W --000000 00000000	-	
00301C <sub>H</sub>	TFECRX[R/W] B,H,W ----0000	TICRX[R/W] B,H,W ----0000	TTCRX[R/W] B,H,W -----00 00001100	-	
003020 <sub>H</sub>	TSRCRX[R/W] B,H,W 0-----	-	-	TKCCRX[R/W] B,H,W 00----00	
003024 <sub>H</sub>	SEEARA[R] B,H,W --000000 00000000	-	DEEARA[R] B,H,W --000000 00000000	-	Backup RAM ECC control register
003028 <sub>H</sub>	EECSRA[R/W] B,H,W ----00-0	-	EFEARA[R/W] B,H,W --000000 00000000	-	
00302C <sub>H</sub>	-	EFECSRA[R/W] B,H,W -----0 00000000 00000000	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
003030 <sub>H</sub>	TEAR0A[R] B,H,W 000-----000 00000000				Backup RAM diagnosis register
003034 <sub>H</sub>	TEAR1A[R] B,H,W 000-----000 00000000				
003038 <sub>H</sub>	TEAR2A[R] B,H,W 000-----000 00000000				
00303C <sub>H</sub>	TAEARA[R/W] B,H,W ----111 11111111		TASARA[R/W] B,H,W ----000 00000000		
003040 <sub>H</sub>	TFCRA[R/W] B,H,W ----0000	TICRA[R/W] B,H,W ----0000	TTCRA[R/W] B,H,W -----00 00001100		
003044 <sub>H</sub>	TSRCRA[R/W] B,H,W 0-----	-	-	TKCCRA[R/W] B,H,W 00----00	
003048 <sub>H</sub>   0030FC <sub>H</sub>	-	-	-	-	Reserved
003100 <sub>H</sub>	BUSDIGSR0[R/W] H,W 00000000 0----00		BUSDIGSR1[R/W] H,W 00000000 0----00		Bus diagnosis
003104 <sub>H</sub>	BUSDIGSR2[R/W] H,W 00000000 0----00		BUSTSTR0[R/W] H,W 00--0000 00000000		
003108 <sub>H</sub>	BUSADR0[R] W 00000000 00000000 00000000 00000000				
00310C <sub>H</sub>	BUSADR1[R] W 00000000 00000000 00000000 00000000				
003110 <sub>H</sub>	BUSADR2[R] W 00000000 00000000 00000000 00000000				
003114 <sub>H</sub>	-		BUSDIGSR3[R/W] H,W 00000000 0----00		
003118 <sub>H</sub>	BUSDIGSR4[R/W] H,W 00000000 0----00		BUSTSTR1[R/W] H,W 00--0000 00000000		
00311C <sub>H</sub>	-				
003120 <sub>H</sub>	BUSADR3[R] W 00000000 00000000 00000000 00000000				
003124 <sub>H</sub>	BUSADR4[R] W 00000000 00000000 00000000 00000000				Bus diagnosis
003128 <sub>H</sub>   003FFC <sub>H</sub>	-	-	-	-	Reserved
004000 <sub>H</sub>   005FFC <sub>H</sub>	Backup RAM				Backup RAM area
006000 <sub>H</sub>   00CFFC <sub>H</sub>	-	-	-	-	Reserved

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
00D000 <sub>H</sub>	CIF0[R] W 00000100 11111111 01011011 11111111				FlexRay CIF <sup>*5</sup>	
00D004 <sub>H</sub>	CIF1[R/W] W 00000000 -----0 -0000000 -----					
00D008 <sub>H</sub>   00D00C <sub>H</sub>	-	-	-	-	Reserved	
00D010 <sub>H</sub>	-				FlexRay GIF <sup>*5</sup>	
00D014 <sub>H</sub>	-					
00D018 <sub>H</sub>	-	-	-	-		
00D01C <sub>H</sub>	LCK[R/W] W -----00000000				FlexRay INT <sup>*5</sup>	
00D020 <sub>H</sub>	EIR[R/W] W ----000 ----000 ----0000 00000000					
00D024 <sub>H</sub>	SIR[R/W] W -----00 -----00 00000000 00000000					
00D028 <sub>H</sub>	EILS[R/W] W ----000 ----000 ----0000 00000000					
00D02C <sub>H</sub>	SILS[R/W] W -----11 -----11 11111111 11111111					
00D030 <sub>H</sub>	EIES[R/W] W ----000 ----000 ----0000 00000000					
00D034 <sub>H</sub>	EIER[R/W] W ----000 ----000 ----0000 00000000					
00D038 <sub>H</sub>	SIES[R/W] W -----00 -----00 00000000 00000000					
00D03C <sub>H</sub>	SIER[R/W] W -----00 -----00 00000000 00000000					
00D040 <sub>H</sub>	ILE[R/W] W -----00000000					
00D044 <sub>H</sub>	T0C[R/W] W --000000 00000000 -0000000 -000000					
00D048 <sub>H</sub>	T1C[R/W] W --000000 00000010 -----000000					
00D04C <sub>H</sub>	STPW1[R/W] W --000000 00000000 --000000 -00000000					
00D050 <sub>H</sub>	STPW2[R] W ----000 00000000 ----000 00000000					
00D054 <sub>H</sub>   00D07C <sub>H</sub>	-	-	-	-		Reserved



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D080 <sub>H</sub>	SUCC1[R/W] W ----1100 01000000 00010-00 1---0000				FlexRay SUC <sup>*5</sup>
00D084 <sub>H</sub>	SUCC2[R/W] W ----0001 ---00000 00000101 00000100				
00D088 <sub>H</sub>	SUCC3[R/W] W ----- 00010001				
00D08C <sub>H</sub>	NEMC[R/W] W -----0000				FlexRay NEM <sup>*5</sup>
00D090 <sub>H</sub>	PRTC1[R/W] W 000010-0 01001100 0000-110 00110011				FlexRay PRT <sup>*5</sup>
00D094 <sub>H</sub>	PRTC2[R/W] W --001111 00101101 --001010 --001110				
00D098 <sub>H</sub>	MHDC[R/W] W --00000 00000000 ----- -0000000				FlexRay MHD <sup>*5</sup>
00D09C <sub>H</sub>	-				Reserved
00D0A0 <sub>H</sub>	GTUC1[R/W] W ----- ----0000 00000010 10000000				FlexRay GTU <sup>*5</sup>
00D0A4 <sub>H</sub>	GTUC2[R/W] W ----- ----0010 --000000 00001010				
00D0A8 <sub>H</sub>	GTUC3[R/W] W -0000010 -0000010 00000000 00000000				
00D0AC <sub>H</sub>	GTUC4[R/W] W --000000 00001000 --000000 00000111				
00D0B0 <sub>H</sub>	GTUC5[R/W] W 00001110 ---00000 00000000 00000000				
00D0B4 <sub>H</sub>	GTUC6[R/W] W ----000 00000010 ----000 00000000				
00D0B8 <sub>H</sub>	GTUC7[R/W] W -----00 00000010 -----00 00000100				
00D0BC <sub>H</sub>	GTUC8[R/W] W ---00000 00000000 ----- --000010				
00D0C0 <sub>H</sub>	GTUC9[R/W] W ----- ----00 ---00001 --000001				
00D0C4 <sub>H</sub>	GTUC10[R/W] W ----000 00000010 --000000 00000101				
00D0C8 <sub>H</sub>	GTUC11[R/W] W ----000 ----000 -----00 -----00				
00D0CC <sub>H</sub>   00D0FC <sub>H</sub>	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D100 <sub>H</sub>	CCSV[R] W --000000 00010000 -100--00 00000000				FlexRay SUC <sup>15</sup>
00D104 <sub>H</sub>	CCEV[R] W ----- ---00000 00--0000				
00D108 <sub>H</sub> 00D10C <sub>H</sub>	-				Reserved
00D110 <sub>H</sub>	SCV[R] W ----000 00000000 ----000 00000000				FlexRay GTU <sup>15</sup>
00D114 <sub>H</sub>	MTCCV[R] W ----- --000000 --000000 00000000				
00D118 <sub>H</sub>	RCV[R] W ----- ---0000 00000000				
00D11C <sub>H</sub>	OCV[R] W ----- ---000 00000000 00000000				
00D120 <sub>H</sub>	SFS[R] W ----- ---0000 00000000 00000000				FlexRay GTU <sup>15</sup>
00D124 <sub>H</sub>	SWNIT[R] W ----- ---0000 00000000				
00D128 <sub>H</sub>	ACS[R/W] W ----- ---00000 --00000				
00D12C <sub>H</sub>	-				
00D130 <sub>H</sub>	ESID1[R] W ----- 00---00 00000000				
00D134 <sub>H</sub>	ESID2[R] W ----- 00---00 00000000				
00D138 <sub>H</sub>	ESID3[R] W ----- 00---00 00000000				
00D13C <sub>H</sub>	ESID4[R] W ----- 00---00 00000000				
00D140 <sub>H</sub>	ESID5[R] W ----- 00---00 00000000				
00D144 <sub>H</sub>	ESID6[R] W ----- 00---00 00000000				
00D148 <sub>H</sub>	ESID7[R] W ----- 00---00 00000000				
00D14C <sub>H</sub>	ESID8[R] W ----- 00---00 00000000				
00D150 <sub>H</sub>	ESID9[R] W ----- 00---00 00000000				
00D154 <sub>H</sub>	ESID10[R] W ----- 00---00 00000000				
00D158 <sub>H</sub>	ESID11[R] W ----- 00---00 00000000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D15C <sub>H</sub>	ESID12[R] W ----- 00---00 00000000				FlexRay GTU <sup>15</sup>
00D160 <sub>H</sub>	ESID13[R] W ----- 00---00 00000000				
00D164 <sub>H</sub>	ESID14[R] W ----- 00---00 00000000				
00D168 <sub>H</sub>	ESID15[R] W ----- 00---00 00000000				
00D16C <sub>H</sub>	-				
00D170 <sub>H</sub>	OSID1[R] W ----- 00---00 00000000				
00D174 <sub>H</sub>	OSID2[R] W ----- 00---00 00000000				
00D178 <sub>H</sub>	OSID3[R] W ----- 00---00 00000000				
00D17C <sub>H</sub>	OSID4[R] W ----- 00---00 00000000				
00D180 <sub>H</sub>	OSID5[R] W ----- 00---00 00000000				
00D184 <sub>H</sub>	OSID6[R] W ----- 00---00 00000000				
00D188 <sub>H</sub>	OSID7[R] W ----- 00---00 00000000				
00D18C <sub>H</sub>	OSID8[R] W ----- 00---00 00000000				
00D190 <sub>H</sub>	OSID9[R] W ----- 00---00 00000000				
00D194 <sub>H</sub>	OSID10[R] W ----- 00---00 00000000				
00D198 <sub>H</sub>	OSID11[R] W ----- 00---00 00000000				
00D19C <sub>H</sub>	OSID12[R] W ----- 00---00 00000000				
00D1A0 <sub>H</sub>	OSID13[R] W ----- 00---00 00000000				
00D1A4 <sub>H</sub>	OSID14[R] W ----- 00---00 00000000				
00D1A8 <sub>H</sub>	OSID15[R] W ----- 00---00 00000000				
00D1AC <sub>H</sub>	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D1B0 <sub>H</sub>	NMV1[R] W 00000000 00000000 00000000 00000000				FlexRay NEM <sup>*5</sup>
00D1B4 <sub>H</sub>	NMV2[R] W 00000000 00000000 00000000 00000000				
00D1B8 <sub>H</sub>	NMV3[R] W 00000000 00000000 00000000 00000000				
00D1BC <sub>H</sub>   00D2FC <sub>H</sub>	-				Reserved
00D300 <sub>H</sub>	MRC[R/W] W ----001 10000000 00000000 00000000				FlexRay MHD <sup>*5</sup>
00D304 <sub>H</sub>	FRF[R/W] W -----1 10000000 ---00000 00000000				
00D308 <sub>H</sub>	FRFM[R/W] W -----00000000 ---000000 000000--				
00D30C <sub>H</sub>	FCL[R/W] W -----00000000 10000000				
00D310 <sub>H</sub>	MHDS[R/W] W -00000000 -00000000 -00000000 00000000				
00D314 <sub>H</sub>	LDTS[R] W ----000 00000000 ----000 00000000				
00D318 <sub>H</sub>	FSR[R] W -----00000000 ----000				
00D31C <sub>H</sub>	MHDF[R/W] W -----00000000 ----0 00000000				
00D320 <sub>H</sub>	TXRQ1[R] W 00000000 00000000 00000000 00000000				
00D324 <sub>H</sub>	TXRQ2[R] W 00000000 00000000 00000000 00000000				
00D328 <sub>H</sub>	TXRQ3[R] W 00000000 00000000 00000000 00000000				
00D32C <sub>H</sub>	TXRQ4[R] W 00000000 00000000 00000000 00000000				
00D330 <sub>H</sub>	NDAT1[R] W 00000000 00000000 00000000 00000000				
00D334 <sub>H</sub>	NDAT2[R] W 00000000 00000000 00000000 00000000				
00D338 <sub>H</sub>	NDAT3[R] W 00000000 00000000 00000000 00000000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D33C <sub>H</sub>	NDAT4[R] W 00000000 00000000 00000000 00000000				FlexRay MHD <sup>*5</sup>
00D340 <sub>H</sub>	MBSC1[R] W 00000000 00000000 00000000 00000000				
00D344 <sub>H</sub>	MBSC2[R] W 00000000 00000000 00000000 00000000				
00D348 <sub>H</sub>	MBSC3[R] W 00000000 00000000 00000000 00000000				
00D34C <sub>H</sub>	MBSC4[R] W 00000000 00000000 00000000 00000000				
00D350 <sub>H</sub>   00D3EC <sub>H</sub>	-				Reserved
00D3F0 <sub>H</sub>	CREL[R] W 00010000 00111001 00000010 00000110				FlexRay GIF <sup>*5</sup>
00D3F4 <sub>H</sub>	ENDN[R] W 10000111 01100101 01000011 00100001				
00D3F8 <sub>H</sub>   00D3FC <sub>H</sub>	-				Reserved
00D400 <sub>H</sub>   00D4FC <sub>H</sub>	WRDSn[1-64][R/W] W 00000000 00000000 00000000 00000000				FlexRay IBF <sup>*5</sup>
00D500 <sub>H</sub>	WRHS1[R/W] W --000000 -00000000 -----000 00000000				
00D504 <sub>H</sub>	WRHS2[R/W] W ----- -00000000 -----000 00000000				
00D508 <sub>H</sub>	WRHS3[R/W] W ----- ----- -----000 00000000				
00D50C <sub>H</sub>	-				
00D510 <sub>H</sub>	IBCM[R/W] W ----- -----00 ----- -----000				
00D514 <sub>H</sub>	IBCR[R/W] W 0----- -00000000 0----- -00000000				
00D518 <sub>H</sub>   00D5FC <sub>H</sub>	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D600 <sub>H</sub>   00D6FC <sub>H</sub>	RDDS <sub>n</sub> [1-64][R] W 00000000 00000000 00000000 00000000				FlexRay OBF <sup>*5</sup>
00D700 <sub>H</sub>	RDHS1[R] W --000000 -00000000 ----000 00000000				
00D704 <sub>H</sub>	RDHS2[R] W -0000000 -00000000 ----000 00000000				
00D708 <sub>H</sub>	RDHS3[R] W --000000 --000000 ----000 00000000				
00D70C <sub>H</sub>	MBS[R] W --000000 --000000 00-000000 00000000				
00D710 <sub>H</sub>	OBCM[R/W] W -----00 -----00				
00D714 <sub>H</sub>	OBCR[R/W] W ----- -00000000 0-----00 -00000000				
00D718 <sub>H</sub>   00D7FC <sub>H</sub>	-				Reserved
00D800 <sub>H</sub>   00EFFC <sub>H</sub>	-				Reserved
00F000 <sub>H</sub>   00FEFC <sub>H</sub>	-				Reserved [S]
00FF00 <sub>H</sub>	DSUCR[R/W] B,H,W -----0	-	-	-	OCDU [S]
00FF04 <sub>H</sub>   00FF0C <sub>H</sub>	-	-	-	-	Reserved [S]
00FF10 <sub>H</sub>	PCSR[R/W] B,H,W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				OCDU [S]
00FF14 <sub>H</sub>	PSSR[R/W] B,H,W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
00FF18 <sub>H</sub>   00FFF4 <sub>H</sub>	-	-	-	-	Reserved [S]
00FFF8 <sub>H</sub>	EDIR1[R] B,H,W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				OCDU [S]
00FFFC <sub>H</sub>	EDIR0[R] B,H,W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				

[S]: It is a system register. The illegal instruction exception (data access error) is generated when reading and writing to these registers in the user mode.

\*5: For FlexRay, the MB91F583AMG/F584AMG/F585AMG/F583AMJ/F584AMJ/F585AMJ has corresponding functions.

The following registers are reserved registers for models without the FlexRay function.  
000125<sub>H</sub> IRPR2L[5:4], 000E68<sub>H</sub>, 0004E8<sub>H</sub>-0004EF<sub>H</sub>, 00D000<sub>H</sub>-00D717<sub>H</sub>

■ I/O Map (MB91F583AS/F584AS/F585AS)

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000000 <sub>H</sub>	-	PDR01[R/W] B,H,W XXXXXXXX	PDR02[R/W] B,H,W XXXXXXXX	PDR03[R/W] B,H,W XXXXXXXX	Port data register
000004 <sub>H</sub>	PDR04[R/W] B,H,W XXXXXXXX	PDR05[R/W] B,H,W -XXXXXXXX	-	PDR07[R/W] B,H,W ----XXX	
000008 <sub>H</sub>	-	PDR09[R/W] B,H,W ---XX---	-	-	
00000C <sub>H</sub>	-	-	-	-	
000010 <sub>H</sub>   000038 <sub>H</sub>	-	-	-	-	Reserved
00003C <sub>H</sub>	WDTCR0[R/W] B,H,W -0--0000	WDTCPR0[W] B,H,W 00000000	WDTCR1[R] B,H,W ----0010	WDT CPR1[W] B,H,W 00000000	Watchdog timer [S]
000040 <sub>H</sub>	-	-	-	-	Reserved
000044 <sub>H</sub>	DICR[R/W] B -----0	-	-	-	Delay interrupt
000048 <sub>H</sub>   00005C <sub>H</sub>	-	-	-	-	Reserved
000060 <sub>H</sub>	TMRLRA0[R/W] H XXXXXXXXXX XXXXXXXXX		TMR0[R] H XXXXXXXXXX XXXXXXXXX		Reload timer 0
000064 <sub>H</sub>	TMRLRB0[R/W] H XXXXXXXXXX XXXXXXXXX		TMCSR0[R/W] B,H,W 00000000 0-000000		
000068 <sub>H</sub>   00007C <sub>H</sub>	-	-	-	-	Reserved
000080 <sub>H</sub>	BT0TMR[R] H 00000000 00000000		BT0TMCR[R/W] H -0000000 00000000		Base timer 0
000084 <sub>H</sub>	BT0TMCR2 [R/W] B -----0	BT0STC [R/W] B -0-0-0-0	-	-	
000088 <sub>H</sub>	BT0PCSR/BT0PRLL [R/W] H 00000000 00000000		BT0PDUT/BT0PRLH/BT0DTBF [R/W] H 00000000 00000000		
00008C <sub>H</sub>	-	-	-	-	



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000090 <sub>H</sub>	BT1TMR[R] H 00000000 00000000		BT1TMCR[R/W] H -00000000 00000000		Base timer 1
000094 <sub>H</sub>	BT1TMCR2 [R/W] B -----0	BT1STC [R/W] B -0-0-0-0	-	-	
000098 <sub>H</sub>	BT1PCSR/BT1PRLL [R/W] H 00000000 00000000		BT1PDUT/BT1PRLH/BT1DTBF [R/W] H 00000000 00000000		
00009C <sub>H</sub>	BTSEL01[R/W] B ----0000	-	BTSSSR[W] B,H -----11		Base timer 0, 1
0000A0 <sub>H</sub>   0000FC <sub>H</sub>	-	-	-	-	Reserved
000100 <sub>H</sub>	TMRLRA1[R/W] H XXXXXXXX XXXXXXXX		TMR1[R] H XXXXXXXX XXXXXXXX		Reload timer 1
000104 <sub>H</sub>	TMRLRB1[R/W] H XXXXXXXX XXXXXXXX		TMCSR1[R/W] B,H,W 00000000 0-000000		
000108 <sub>H</sub>	TMRLRA2[R/W] H XXXXXXXX XXXXXXXX		TMR2[R] H XXXXXXXX XXXXXXXX		Reload timer 2
00010C <sub>H</sub>	TMRLRB2[R/W] H XXXXXXXX XXXXXXXX		TMCSR2[R/W] B,H,W 00000000 0-000000		
000110 <sub>H</sub>	TMRLRA3[R/W] H XXXXXXXX XXXXXXXX		TMR3[R] H XXXXXXXX XXXXXXXX		Reload timer 3
000114 <sub>H</sub>	TMRLRB3[R/W] H XXXXXXXX XXXXXXXX		TMCSR3[R/W] B,H,W 00000000 0-000000		
000118 <sub>H</sub>   00011C <sub>H</sub>	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000120 <sub>H</sub>	IRPR0H[R] B,H,W 00-----	IRPR0L[R] B,H,W 00-----	IRPR1H[R] B,H,W 00-----	IRPR1L[R] B,H,W -----	Interrupt request batch read register
000124 <sub>H</sub>	IRPR2H[R] B,H,W -----	IRPR2L[R] B,H,W <sup>5</sup> 0000----	IRPR3H[R] B,H,W 00-----	IRPR3L[R] B,H,W 00-----	
000128 <sub>H</sub>	IRPR4H[R] B,H,W 00-----	IRPR4L[R] B,H,W 000000--	IRPR5H[R] B,H,W 00-----	IRPR5L[R] B,H,W 00-----	
00012C <sub>H</sub>	IRPR6H[R] B,H,W 0000----	IRPR6L[R] B,H,W 00-----	IRPR7H[R] B,H,W 00-----	IRPR7L[R] B,H,W -----	
000130 <sub>H</sub>	IRPR8H[R] B,H,W -----	IRPR8L[R] B,H,W 00-----	IRPR9H[R] B,H,W 00-----	IRPR9L[R] B,H,W 00-----	
000134 <sub>H</sub>	IRPR10H[R] B,H,W 00-----	IRPR10L[R] B,H,W 00-----	IRPR11H[R] B,H,W 00-----	IRPR11L[R] B,H,W 0000000-	
000138 <sub>H</sub>	IRPR12H[R] B,H,W 0000000-	IRPR12L[R] B,H,W 00000000	IRPR13H[R] B,H,W 0000000-	IRPR13L[R] B,H,W ---00---	
00013C <sub>H</sub>	IRPR14H[R] B,H,W 00-----	IRPR14L[R] B,H,W 00-----	IRPR15H[R] B,H,W 00000000	IRPR15L[R] B,H,W 0000----	
000140 <sub>H</sub>	IRPR16H[R] B,H,W 00-----	IRPR16L[R] B,H,W -----	IRPR17H[R] B,H,W -----	IRPR17L[R] B,H,W -----	
000144 <sub>H</sub>	IRPR18H[R]B,H,W -----	IRPR18L[R]B,H,W 000000--	-	-	
000148 <sub>H</sub>   0001FC <sub>H</sub>	-	-	-	-	Reserved
000200 <sub>H</sub>	PCN0[R/W] B,H,W 00000000 000000-0		PCSR0[W] H,W XXXXXXXX XXXXXXXX		PPG0
000204 <sub>H</sub>	PDUT0[W] H,W XXXXXXXX XXXXXXXX		PTMR0[R] H,W 11111111 11111111		
000208 <sub>H</sub>	PCN1[R/W] B,H,W 00000000 000000-0		PCSR1[W] H,W XXXXXXXX XXXXXXXX		PPG1
00020C <sub>H</sub>	PDUT1[W] H,W XXXXXXXX XXXXXXXX		PTMR1[R] H,W 11111111 11111111		
000210 <sub>H</sub>	PCN2[R/W] B,H,W 00000000 000000-0		PCSR2[W] H,W XXXXXXXX XXXXXXXX		PPG2
000214 <sub>H</sub>	PDUT2[W] H,W XXXXXXXX XXXXXXXX		PTMR2[R] H,W 11111111 11111111		
000218 <sub>H</sub>	PCN3[R/W] B,H,W 00000000 000000-0		PCSR3[W] H,W XXXXXXXX XXXXXXXX		PPG3
00021C <sub>H</sub>	PDUT3[W] H,W XXXXXXXX XXXXXXXX		PTMR3[R] H,W 11111111 11111111		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000220 <sub>H</sub>	PCN4[R/W] B,H,W 00000000 000000-0		PCSR4[W] H,W XXXXXXXX XXXXXXXX		PPG4
000224 <sub>H</sub>	PDUT4[W] H,W XXXXXXXX XXXXXXXX		PTMR4[R] H,W 11111111 11111111		
000228 <sub>H</sub>	PCN5[R/W] B,H,W 00000000 000000-0		PCSR5[W] H,W XXXXXXXX XXXXXXXX		PPG5
00022C <sub>H</sub>	PDUT5[W] H,W XXXXXXXX XXXXXXXX		PTMR5[R] H,W 11111111 11111111		
000230 <sub>H</sub>   0002BC <sub>H</sub>	-		-		Reserved
0002C0 <sub>H</sub>	GTRS0[R/W] B,H,W -0000000 -0000000		GTRS1[R/W] B,H,W -0000000 -0000000		PPG Control
0002C4 <sub>H</sub>	GTRS2[R/W] B,H,W -0000000 -0000000		-		
0002C8 <sub>H</sub>	-		-		
0002CC <sub>H</sub>	-		-		
0002D0 <sub>H</sub>	-		-		
0002D4 <sub>H</sub>	-		-		
0002D8 <sub>H</sub>	GTREN0[R/W] H,W ----- -000000		-		
0002DC <sub>H</sub>	-		-		Reserved
0002E0 <sub>H</sub>	-	GATEC0[R/W] B,H,W -----00	-	GATEC2[R/W] B,H,W -----00	PPG GATE Control
0002E4 <sub>H</sub>	-	GATEC4[R/W] B,H,W -----00	-	-	
0002E8 <sub>H</sub>	-	-	-	-	
0002EC <sub>H</sub>	-	-	-	-	Reserved
0002F0 <sub>H</sub>	RCRH0[W] H,W 00000000	RCRL0[W] B,H,W 00000000	UDCRH0[R] H,W 00000000	UDCRL0[R] B,H,W 00000000	U/D counter 0
0002F4 <sub>H</sub>	CCR0[R/W] B,H 00000000 -0001000		-	CSR0[R] B 00000000	
0002F8 <sub>H</sub>	RCRH1[W] H,W 00000000	RCRL1[W] B,H,W 00000000	UDCRH1[R] H,W 00000000	UDCRL1[R] B,H,W 00000000	U/D counter 1
0002FC <sub>H</sub>	CCR1[R/W] B,H 00000000 -0001000		-	CSR1[R] B 00000000	
000300 <sub>H</sub>	-				Reserved
000304 <sub>H</sub>	-				Reserved
000308 <sub>H</sub>	-				Reserved
00030C <sub>H</sub>	-				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000310 <sub>H</sub>	-	-	MPUCR[R/W] H 000000-0 ----0100		MPU [S] (Only the CPU can access this area)
000314 <sub>H</sub>	-	-	-	-	
000318 <sub>H</sub>	-				
00031C <sub>H</sub>	-	-	-		
000320 <sub>H</sub>	DPVAR[R] W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
000324 <sub>H</sub>	-	-	DPVSR[R/W] H ----- 00000--0		
000328 <sub>H</sub>	DEAR[R] W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
00032C <sub>H</sub>	-	-	DESR[R/W] H ----- 00000--0		
000330 <sub>H</sub>	PABR0[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
000334 <sub>H</sub>	-	-	PACR0[R/W] H 000000-0 00000--0		
000338 <sub>H</sub>	PABR1[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
00033C <sub>H</sub>	-	-	PACR1[R/W] H 000000-0 00000--0		
000340 <sub>H</sub>	PABR2[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
000344 <sub>H</sub>	-	-	PACR2[R/W] H 000000-0 00000--0		
000348 <sub>H</sub>	PABR3[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
00034C <sub>H</sub>	-	-	PACR3[R/W] H 000000-0 00000--0		
000350 <sub>H</sub>	PABR4[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
000354 <sub>H</sub>	-	-	PACR4[R/W] H 000000-0 00000--0		
000358 <sub>H</sub>	PABR5[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
00035C <sub>H</sub>	-	-	PACR5[R/W] H 000000-0 00000--0		
000360 <sub>H</sub>	PABR6[R/W] W XXXXXXXXXXXXXXXXXXXXXXXXXXXX0000				
000364 <sub>H</sub>	-	-	PACR6[R/W] H 000000-0 00000--0		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000368 <sub>H</sub>	PABR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				MPU [S] (Only the CPU can access this area)
00036C <sub>H</sub>	-	-	PACR7[R/W] H 000000-0 00000--0	-	
000370 <sub>H</sub>	-	-	-	-	Reserved [S]
000374 <sub>H</sub>	-	-	-	-	
000378 <sub>H</sub>	-	-	-	-	
00037C <sub>H</sub>	-	-	-	-	
000380 <sub>H</sub>	-	-	-	-	
000384 <sub>H</sub>	-	-	-	-	
000388 <sub>H</sub>	-	-	-	-	
00038C <sub>H</sub>	-	-	-	-	
000390 <sub>H</sub>	-	-	-	-	Reserved [S]
000394 <sub>H</sub>	-	-	-	-	
000398 <sub>H</sub>	-	-	-	-	
00039C <sub>H</sub>	-	-	-	-	
0003A0 <sub>H</sub>	-	-	-	-	
0003A4 <sub>H</sub>	-	-	-	-	
0003A8 <sub>H</sub>	-	-	-	-	Reserved [S]
0003AC <sub>H</sub>	-	-	-	-	
0003B0 <sub>H</sub>	-	-	-	-	Reserved [S]
0003CC <sub>H</sub>	-	-	-	-	
0003D0 <sub>H</sub>	-	-	-	-	Reserved [S]
0003D4 <sub>H</sub>	-	-	-	-	
0003D8 <sub>H</sub>	-	-	-	-	
0003DC <sub>H</sub>	-	-	-	-	
0003E0 <sub>H</sub>	-	-	-	-	Reserved [S]
0003FC <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000400 <sub>H</sub>	ICSEL0[R/W] B,H,W ----000	ICSEL1[R/W] B,H,W -----0	ICSEL2[R/W] B,H,W -----0	ICSEL3[R/W] B,H,W -----0	Generation and clear of DMA transfer request
000404 <sub>H</sub>	ICSEL4[R/W] B,H,W -----0	ICSEL5[R/W] B,H,W -----0	ICSEL6[R/W] B,H,W -----0	ICSEL7[R/W] B,H,W ----000	
000408 <sub>H</sub>	ICSEL8[R/W] B,H,W -----0	ICSEL9[R/W] B,H,W -----0	ICSEL10[R/W] B,H,W -----00	ICSEL11[R/W] B,H,W -----0	
00040C <sub>H</sub>	ICSEL12[R/W] B,H,W -----0	ICSEL13[R/W] B,H,W -----0	ICSEL14[R/W] B,H,W -----0	ICSEL15[R/W] B,H,W -----0	
000410 <sub>H</sub>	ICSEL16[R/W] B,H,W -----0	ICSEL17[R/W] B,H,W -----0	ICSEL18[R/W] B,H,W -----0	ICSEL19[R/W] B,H,W -----0	
000414 <sub>H</sub>	ICSEL20[R/W] B,H,W -----0	ICSEL21[R/W] B,H,W ----000	ICSEL22[R/W] B,H,W ----000	ICSEL23[R/W] B,H,W ----000	
000418 <sub>H</sub>	ICSEL24[R/W] B,H,W ----000	ICSEL25[R/W] B,H,W ----000	ICSEL26[R/W] B,H,W -----0	ICSEL27[R/W] B,H,W -----0	
00041C <sub>H</sub>	-	-	-	-	
000420 <sub>H</sub>	-	-	-	-	
000424 <sub>H</sub>   00043C <sub>H</sub>	-	-	-	-	
000440 <sub>H</sub>	ICR00[R/W] B,H,W ---1111	ICR01[R/W] B,H,W ---1111	ICR02[R/W] B,H,W ---1111	ICR03[R/W] B,H,W ---1111	Interrupt controller [S]
000444 <sub>H</sub>	ICR04[R/W] B,H,W ---1111	ICR05[R/W] B,H,W ---1111	ICR06[R/W] B,H,W ---1111	ICR07[R/W] B,H,W ---1111	
000448 <sub>H</sub>	ICR08[R/W] B,H,W ---1111	ICR09[R/W] B,H,W ---1111	ICR10[R/W] B,H,W ---1111	ICR11[R/W] B,H,W ---1111	
00044C <sub>H</sub>	ICR12[R/W] B,H,W ---1111	ICR13[R/W] B,H,W ---1111	ICR14[R/W] B,H,W ---1111	ICR15[R/W] B,H,W ---1111	
000450 <sub>H</sub>	ICR16[R/W] B,H,W ---1111	ICR17[R/W] B,H,W ---1111	ICR18[R/W] B,H,W ---1111	ICR19[R/W] B,H,W ---1111	
000454 <sub>H</sub>	ICR20[R/W] B,H,W ---1111	ICR21[R/W] B,H,W ---1111	ICR22[R/W] B,H,W ---1111	ICR23[R/W] B,H,W ---1111	
000458 <sub>H</sub>	ICR24[R/W] B,H,W ---1111	ICR25[R/W] B,H,W ---1111	ICR26[R/W] B,H,W ---1111	ICR27[R/W] B,H,W ---1111	
00045C <sub>H</sub>	ICR28[R/W] B,H,W ---1111	ICR29[R/W] B,H,W ---1111	ICR30[R/W] B,H,W ---1111	ICR31[R/W] B,H,W ---1111	
000460 <sub>H</sub>	ICR32[R/W] B,H,W ---1111	ICR33[R/W] B,H,W ---1111	ICR34[R/W] B,H,W ---1111	ICR35[R/W] B,H,W ---1111	
000464 <sub>H</sub>	ICR36[R/W] B,H,W ---1111	ICR37[R/W] B,H,W ---1111	ICR38[R/W] B,H,W ---1111	ICR39[R/W] B,H,W ---1111	
000468 <sub>H</sub>	ICR40[R/W] B,H,W ---1111	ICR41[R/W] B,H,W ---1111	ICR42[R/W] B,H,W ---1111	ICR43[R/W] B,H,W ---1111	
00046C <sub>H</sub>	ICR44[R/W] B,H,W ---1111	ICR45[R/W] B,H,W ---1111	ICR46[R/W] B,H,W ---1111	ICR47[R/W] B,H,W ---1111	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000470 <sub>H</sub>   00047C <sub>H</sub>	-	-	-	-	Reserved [S]
000480 <sub>H</sub>	RSTRR[R] B,H,W XXXX--XX	RSTCR[R/W] B,H,W 111----0	STBCR[R/W] B,H,W 000---11	-	Reset control [S] Power consumption control [S] * Writing to STBCR by DMA is disabled.
000484 <sub>H</sub>	-	-	-	-	Reserved [S]
000488 <sub>H</sub>	DIVR0[R/W] B,H,W 000-----	-	DIVR2[R/W] B,H,W 0011----	-	Clock control [S]
00048C <sub>H</sub>	-	-	-	-	Reserved [S]
000490 <sub>H</sub>	IORR0[R/W] B,H,W -0000000	IORR1[R/W] B,H,W -0000000	IORR2[R/W] B,H,W -0000000	IORR3[R/W] B,H,W -0000000	DMA transfer request from a peripheral [S]
000494 <sub>H</sub>	IORR4[R/W] B,H,W -0000000	IORR5[R/W] B,H,W -0000000	IORR6[R/W] B,H,W -0000000	IORR7[R/W] B,H,W -0000000	
000498 <sub>H</sub>	-	-	-	-	
00049C <sub>H</sub>	-	-	-	-	
0004A0 <sub>H</sub>	-	-	-	-	Reserved
0004A4 <sub>H</sub>	CANPRE[R/W] B,H,W ---00000	-	-	-	CAN prescaler
0004A8 <sub>H</sub>   0004AC <sub>H</sub>	-	-	-	-	Reserved
0004B0 <sub>H</sub>	-	-	-	-	Reserved
0004B4 <sub>H</sub>   0004C0 <sub>H</sub>	-	-	-	-	Reserved
0004C4 <sub>H</sub>	CUCR1[R/W] B,H,W -----0--00		CUTD1[R/W] B,H,W 11000011 01010000		WDT1 calibration
0004C8 <sub>H</sub>	CUTR1[R] B,H,W ----- 00000000 00000000 00000000				
0004CC <sub>H</sub>   0004DC <sub>H</sub>	-	-	-	-	Reserved
0004E0 <sub>H</sub>	-	-	CSCFG[R/W] B,H,W ---0----	CMCFG[R/W] B,H,W 00000000	Clock monitor
0004E4 <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
0004E8 <sub>H</sub>	PLL2DIVM[R/W] B,H,W ----0000	PLL2DIVN[R/W] B,H,W -0000000	PLL2DIVG[R/W] B,H,W ----0000	PLL2MULG[R/W] B,H,W 00000000	FlexRay clock control <sup>5</sup>	
0004EC <sub>H</sub>	PLL2CTRL[R/W] B,H,W ----0000	PLL2DIVK[R/W] B,H,W -----0	CLKR2[R/W] B,H,W 000--000	-		
0004F0 <sub>H</sub>   0004FC <sub>H</sub>	-	-	-	-	Reserved	
000500 <sub>H</sub>	-				Reserved	
000504 <sub>H</sub>	-				Reserved	
000508 <sub>H</sub>   00050C <sub>H</sub>	-	-	-	-	Reserved	
000510 <sub>H</sub>	CSELR[R/W] B,H,W -0---00	CMONR[R] B,H,W -01---00	MTMCR[R/W] B,H,W 00001111	-	Clock control [S]	
000514 <sub>H</sub>	PLLCR[R/W] B,H,W 00-00000 11110000		CSTBR[R/W] B,H,W ----0000	PTMCR[R/W] B,H,W 00-----		
000518 <sub>H</sub>	-	-	CPUAR[R/W] B,H,W 0---XXXX	-	Reset [S]	
00051C <sub>H</sub>	-				Reserved [S]	
000520 <sub>H</sub>	CCPSELR[R/W] B,H,W -----0	-	-	CCPSDIVR[R/W] B,H,W -000-000	Clock control 2	
000524 <sub>H</sub>	-	CCPLLFBR[R/W] B,H,W -0000000	CCSSFBR0[R/W] B,H,W --000000	CCSSFBR1[R/W] B,H,W ---00000		
000528 <sub>H</sub>	-	CCSSCCR0[R/W] B,H,W ----0000	CCSSCCR1[R/W] B,H,W 000-----			
00052C <sub>H</sub>	-	CCCGRCR0[R/W] B,H,W 00----00	CCCGRCR1[R/W] B,H,W 00000000	CCCGRCR2[R/W] B,H,W 00000000		
000530 <sub>H</sub>	-	-	CCPMUCR0[R/W] B,H,W 0-----0	CCPMUCR1[R/W] B,H,W 0--00000		
000534 <sub>H</sub>	-	-	-	-		
000538 <sub>H</sub>	-	-	-	-		
00053C <sub>H</sub>	-	-	-	-		
000540 <sub>H</sub>   00054C <sub>H</sub>	-	-	-	-		Reserved
000550 <sub>H</sub>	EIRR0[R/W] B,H,W -XXXXXXXX	ENIR0[R/W] B,H,W -0000000	ELVR0[R/W] B,H,W --000000 00000000			External interrupt (INT0 to 6)



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000554 <sub>H</sub>   000568 <sub>H</sub>	-	-	-	-	Reserved
00056C <sub>H</sub>	-	CSVCR[R/W] B -0--1--0	-	-	CSV
000570 <sub>H</sub>	CRTR[R/W] B,H,W 01111111	-	-	-	WDT1 calibration (trimming)
000574 <sub>H</sub>   00057C <sub>H</sub>	-	-	-	-	Reserved
000580 <sub>H</sub>	REGSEL[R/W] B,H,W 01--110-	-	-	-	Regulator control
000584 <sub>H</sub>	LVD5R[R/W] B,H,W -----1	LVD5F[R/W] B,H,W 001100-1	LVD[R/W] B,H,W 01000--0	-	Low-voltage detection
000588 <sub>H</sub>   00058C <sub>H</sub>	-	-	-	-	Reserved
000590 <sub>H</sub>	PMUSTR [R/W] B,H,W 0-----1X	PMUCTLR[R/W] B,H,W 0-00----	PWRTMCTL[R/W] B,H,W -----011	-	PMU
000594 <sub>H</sub>	-	PMUINF1[R/W] B,H,W 00000000	PMUINF2[R/W] B,H,W -00-----	-	
000598 <sub>H</sub>	-	-	-	-	
00059C <sub>H</sub>	-	-	-	-	
0005A0 <sub>H</sub>   0005FC <sub>H</sub>	-	-	-	-	Reserved
000600 <sub>H</sub>   00060C <sub>H</sub>	-	-	-	-	Reserved [S]
000610 <sub>H</sub>   00063C <sub>H</sub>	-	-	-	-	Reserved [S]
000640 <sub>H</sub>   00064C <sub>H</sub>	-	-	-	-	Reserved [S]
000650 <sub>H</sub>   00067C <sub>H</sub>	-	-	-	-	Reserved [S]
000680 <sub>H</sub>   00068C <sub>H</sub>	-	-	-	-	Reserved [S]

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000690 <sub>H</sub>   0006BC <sub>H</sub>	-	-	-	-	Reserved [S]
0006C0 <sub>H</sub>   0006CC <sub>H</sub>	-				Reserved [S]
0006D0 <sub>H</sub>   0006F0 <sub>H</sub>	-	-	-	-	Reserved
0006F4 <sub>H</sub>	-				Reserved
0006F8 <sub>H</sub>   0006FC <sub>H</sub>	-	-	-	-	Reserved
000700 <sub>H</sub>	-				Reserved
000704 <sub>H</sub>   00070C <sub>H</sub>	-	-	-	-	Reserved
000710 <sub>H</sub>	BPCCRA[R/W] B 00000000	BPCCRB[R/W] B 00000000	BPCCRC[R/W] B 00000000	-	Bus performance counter
000714 <sub>H</sub>	BPCTRA[R/W] W 00000000 00000000 00000000 00000000				
000718 <sub>H</sub>	BPCTRB[R/W] W 00000000 00000000 00000000 00000000				
00071C <sub>H</sub>	BPCTRC[R/W] W 00000000 00000000 00000000 00000000				
000720 <sub>H</sub>   0007F8 <sub>H</sub>	-	-	-	-	Reserved
0007FC <sub>H</sub>	BMODR[R] B,H,W XXXXXXXX	-	-	-	Operation mode
000800 <sub>H</sub>   00083C <sub>H</sub>	-	-	-	-	Reserved [S]
000840 <sub>H</sub>	FCTLR[R/W] H -0--1000 0--0----		-	FSTR[R/W] B -----001	Flash memory register [S]
000844 <sub>H</sub>	-	-	-	-	Reserved [S]
000848 <sub>H</sub>   000854 <sub>H</sub>	-	-	-	-	Reserved [S]
000858 <sub>H</sub>	-	-	WREN[R/W] H 00000000 00000000		Wild register [S]

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00085C <sub>H</sub>   00087C <sub>H</sub>	-	-	-	-	Reserved [S]
000880 <sub>H</sub>	WRAR00[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				Wild register [S]
000884 <sub>H</sub>	WRDR00[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000888 <sub>H</sub>	WRAR01[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
00088C <sub>H</sub>	WRDR01[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000890 <sub>H</sub>	WRAR02[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
000894 <sub>H</sub>	WRDR02[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000898 <sub>H</sub>	WRAR03[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
00089C <sub>H</sub>	WRDR03[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008A0 <sub>H</sub>	WRAR04[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008A4 <sub>H</sub>	WRDR04[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008A8 <sub>H</sub>	WRAR05[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008AC <sub>H</sub>	WRDR05[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B0 <sub>H</sub>	WRAR06[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008B4 <sub>H</sub>	WRDR06[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008B8 <sub>H</sub>	WRAR07[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008BC <sub>H</sub>	WRDR07[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C0 <sub>H</sub>	WRAR08[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008C4 <sub>H</sub>	WRDR08[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0008C8 <sub>H</sub>	WRAR09[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				
0008CC <sub>H</sub>	WRDR09[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
0008D0 <sub>H</sub>	WRAR10[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--				Wild register [S]	
0008D4 <sub>H</sub>	WRDR10[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008D8 <sub>H</sub>	WRAR11[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--					
0008DC <sub>H</sub>	WRDR11[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008E0 <sub>H</sub>	WRAR12[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--					
0008E4 <sub>H</sub>	WRDR12[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008E8 <sub>H</sub>	WRAR13[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--					
0008EC <sub>H</sub>	WRDR13[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008F0 <sub>H</sub>	WRAR14[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--					
0008F4 <sub>H</sub>	WRDR14[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
0008F8 <sub>H</sub>	WRAR15[R/W] W ----- --XXXXXX XXXXXXXX XXXXXX--					
0008FC <sub>H</sub>	WRDR15[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000900 <sub>H</sub>   000BF8 <sub>H</sub>	-	-	-	-		Reserved
000BFC <sub>H</sub>	-		UER[W] B,H,W -----X			OCDU

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000C00 <sub>H</sub>	DCCR0[R/W] W 0----000 --00--00 00000000 0-000000				DMA controller [S]
000C04 <sub>H</sub>	DCSR0[R/W] H 0----- -----000		DTCR0[R/W] H 00000000 00000000		
000C08 <sub>H</sub>	DSAR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C0C <sub>H</sub>	DDAR0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C10 <sub>H</sub>	DCCR1[R/W] W 0----000 --00--00 00000000 0-000000				
000C14 <sub>H</sub>	DCSR1[R/W] H 0----- -----000		DTCR1[R/W] H 00000000 00000000		
000C18 <sub>H</sub>	DSAR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C1C <sub>H</sub>	DDAR1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C20 <sub>H</sub>	DCCR2[R/W] W 0----000 --00--00 00000000 0-000000				
000C24 <sub>H</sub>	DCSR2[R/W] H 0----- -----000		DTCR2[R/W] H 00000000 00000000		
000C28 <sub>H</sub>	DSAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C2C <sub>H</sub>	DDAR2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C30 <sub>H</sub>	DCCR3[R/W] W 0----000 --00--00 00000000 0-000000				
000C34 <sub>H</sub>	DCSR3[R/W] H 0----- -----000		DTCR3[R/W] H 00000000 00000000		
000C38 <sub>H</sub>	DSAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C3C <sub>H</sub>	DDAR3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000C40 <sub>H</sub>	DCCR4[R/W] W 0----000 --00--00 00000000 0-000000				
000C44 <sub>H</sub>	DCSR4[R/W] H 0----- -----000		DTCR4[R/W] H 00000000 00000000		

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
000C48 <sub>H</sub>	DSAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMA controller [S]	
000C4C <sub>H</sub>	DDAR4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C50 <sub>H</sub>	DCCR5[R/W] W 0----000 --00--00 00000000 0-000000					
000C54 <sub>H</sub>	DCSR5[R/W] H 0----- 000		DTCR5[R/W] H 00000000 00000000			
000C58 <sub>H</sub>	DSAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C5C <sub>H</sub>	DDAR5[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C60 <sub>H</sub>	DCCR6[R/W] W 0----000 --00--00 00000000 0-000000					
000C64 <sub>H</sub>	DCSR6[R/W] H 0----- 000		DTCR6[R/W] H 00000000 00000000			
000C68 <sub>H</sub>	DSAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C6C <sub>H</sub>	DDAR6[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C70 <sub>H</sub>	DCCR7[R/W] W 0----000 --00--00 00000000 0-000000					
000C74 <sub>H</sub>	DCSR7[R/W] H 0----- 000		DTCR7[R/W] H 00000000 00000000			
000C78 <sub>H</sub>	DSAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C7C <sub>H</sub>	DDAR7[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000C80 <sub>H</sub>	-	-	-	-		
000DF0 <sub>H</sub>	-	-	-	-		
000DF4 <sub>H</sub>	-	-	DNMIR[R/W] B 0-----0	DILVR[R/W] B ---11111		
000DF8 <sub>H</sub>	DMACR[R/W] W 0----- 0-----					
000DFC <sub>H</sub>	-	-	-	-	Reserved [S]	
000E00 <sub>H</sub>	-	DDR01[R/W] B,H 00000000	DDR02[R/W] B,H 00000000	DDR03[R/W] B,H 00000000	Data direction register	
000E04 <sub>H</sub>	DDR04[R/W] B,H 00000000	DDR05[R/W] B,H -0000000	-	DDR07[R/W] B,H ----000		
000E08 <sub>H</sub>	-	DDR09[R/W] B,H ---00---	-	-		
000E0C <sub>H</sub>	-	-	-	-		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000E10 <sub>H</sub>   000E1C <sub>H</sub>	-	-	-	-	Reserved
000E20 <sub>H</sub>	-	PFR01[R/W] B,H 00000000	PFR02[R/W] B,H 00000000	PFR03[R/W] B,H 00000000	Port function register
000E24 <sub>H</sub>	PFR04[R/W] B,H 00000000	PFR05[R/W] B,H -0000000	-	PFR07[R/W] B,H ----000	
000E28 <sub>H</sub>	-	PFR09[R/W] B,H ---00---	-	-	
000E2C <sub>H</sub>	-	-	-	-	
000E30 <sub>H</sub>   000E3C <sub>H</sub>	-	-	-	-	Reserved
000E40 <sub>H</sub>	-	PDDR01[R] B,H,W XXXXXXXX	PDDR02[R] B,H,W XXXXXXXX	PDDR03[R] B,H,W XXXXXXXX	Input data direct read register
000E44 <sub>H</sub>	PDDR04[R] B,H,W XXXXXXXX	PDDR05[R] B,H,W -XXXXXXXX	-	PDDR07[R] B,H,W ----XXX	
000E48 <sub>H</sub>	-	PDDR09[R] B,H,W ---XX---	-	-	
000E4C <sub>H</sub>	-	-	-	-	
000E50 <sub>H</sub>   000E5C <sub>H</sub>	-	-	-	-	Reserved
000E60 <sub>H</sub>	EPFR00[R/W] B,H -----0	EPFR01[R/W] B,H -----00	EPFR02[R/W] B,H -----000	EPFR03[R/W] B,H --000000	Extended port function register
000E64 <sub>H</sub>	-	-	EPFR06[R/W] B,H -----00	EPFR07[R/W] B,H ----0000	
000E68 <sub>H</sub>	EPFR08[R/W] B,H <sup>5</sup> ----0000	EPFR09[R/W] B,H -----0	EPFR10[R/W] B,H -0000000	-	
000E6C <sub>H</sub>	-	-	-	-	
000E70 <sub>H</sub>	-	-	-	-	
000E74 <sub>H</sub>	-	-	-	-	
000E78 <sub>H</sub>	-	-	-	-	
000E7C <sub>H</sub>	-	-	-	-	
000E80 <sub>H</sub>	-	-	-	-	
000E84 <sub>H</sub>   000EBC <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000EC0 <sub>H</sub>	-	PPER01[R/W] B,H 00000000	PPER02[R/W] B,H 00000000	PPER03[R/W] B,H 00000000	Port pull-up/down enable register
000EC4 <sub>H</sub>	PPER04[R/W] B,H 00000000	PPER05[R/W] B,H -0000000	-	PPER07[R/W] B,H -----000	
000EC8 <sub>H</sub>	-	PPER09[R/W] B,H ---00---	-	-	
000ECC <sub>H</sub>	-	-	-	-	
000ED0 <sub>H</sub>   000EDC <sub>H</sub>	-	-	-	-	Reserved
000EE0 <sub>H</sub>	-	PILR01[R/W] B,H 11111111	PILR02[R/W] B,H 11111111	PILR03[R/W] B,H 11111111	Port input level selection register
000EE4 <sub>H</sub>	PILR04[R/W] B,H 11111111	PILR05[R/W] B,H -1111111	-	PILR07[R/W] B,H -----111	
000EE8 <sub>H</sub>	-	PILR09[R/W] B,H ---11---	-	-	
000EEC <sub>H</sub>	-	-	-	-	
000EF0 <sub>H</sub>   000EFC <sub>H</sub>	-	-	-	-	Reserved
000F00 <sub>H</sub>   000F1C <sub>H</sub>	-	-	-	-	Reserved
000F20 <sub>H</sub>	-	PODR01[R/W] B,H 00000000	PODR02[R/W] B,H 00000000	PODR03[R/W] B,H 00000000	Port output drive register
000F24 <sub>H</sub>	PODR04[R/W] B,H 00000000	PODR05[R/W] B,H -0000000	-	PODR07[R/W] B,H -----000	
000F28 <sub>H</sub>	-	PODR09[R/W] B,H ---00---	-	-	
000F2C <sub>H</sub>	-	-	-	-	
000F30 <sub>H</sub>   000F3C <sub>H</sub>	-	-	-	-	Reserved
000F40 <sub>H</sub>	PORTEN[R/W] B,H,W -----00	-	-	-	Port input enable register
000F44 <sub>H</sub>	KEYCDR[R/W] H 00000000 00000000	-	-	-	Port key code
000F48 <sub>H</sub>	ADERH[R/W] B,H -----11---	-	ADERL[R/W] B,H -1111111 1111111	-	Analog input enable register
000F4C <sub>H</sub>	DAER[R/W] B,H -----0	-	-	-	Analog output enable register



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
000F50 <sub>H</sub>   000FFC <sub>H</sub>	-	-	-	-	Reserved
001000 <sub>H</sub>	SACR[R/W] B,H,W -----0	PICD[R/W] B,H,W ----0011	-	-	Synchronous/asynchronous switch control
001004 <sub>H</sub>   0010BC <sub>H</sub>	-	-	-	-	Reserved
0010C0 <sub>H</sub>	-	-	-	CRCCR[R/W] B,H,W -0000000	CRC arithmetic operation 0
0010C4 <sub>H</sub>	CRCINIT[R/W] B,H,W 11111111 11111111 11111111 11111111				
0010C8 <sub>H</sub>	CRCIN[R/W] B,H,W 00000000 00000000 00000000 00000000				
0010CC <sub>H</sub>	CRCCR[R] B,H,W 11111111 11111111 11111111 11111111				
0010D0 <sub>H</sub>	-	-	-	CRCCR1[R/W] B,H,W -0000000	CRC arithmetic operation 1
0010D4 <sub>H</sub>	CRCINIT1[R/W] B,H,W 11111111 11111111 11111111 11111111				
0010D8 <sub>H</sub>	CRCIN1[R/W] B,H,W 00000000 00000000 00000000 00000000				
0010DC <sub>H</sub>	CRCCR1[R] B,H,W 11111111 11111111 11111111 11111111				
0010E0 <sub>H</sub>   0010FC <sub>H</sub>	-	-	-	-	Reserved
001100 <sub>H</sub>	TCGS[R/W] B,H,W -----00	-	-	TCGSE[R/W] B,H,W --000000	Free-run timer simultaneous activation
001104 <sub>H</sub>	CPCLRB0/CPCLR0[R/W] H,W 11111111 11111111		TCDT0[R/W] H,W 00000000 00000000		Free-run timer 0
001108 <sub>H</sub>	TCCS0[R/W] B,H,W 00000000 01000000 ----0000 -----				
00110C <sub>H</sub>	CPCLRB1/CPCLR1[R/W] H,W 11111111 11111111		TCDT1[R/W] H,W 00000000 00000000		Free-run timer 1
001110 <sub>H</sub>	TCCS1[R/W] B,H,W 00000000 01000000 ----0000 -----				
001114 <sub>H</sub>	CPCLRB2/CPCLR2[R/W] H,W 11111111 11111111		TCDT2[R/W] H,W 00000000 00000000		Free-run timer 2
001118 <sub>H</sub>	TCCS2[R/W] B,H,W 00000000 01000000 ----0000 -----				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00111C <sub>H</sub>	CPCLRB3/CPCLR3[R/W] H,W 11111111 11111111		TCDT3[R/W] H,W 00000000 00000000		Free-run timer 3
001120 <sub>H</sub>	TCCS3[R/W] B,H,W 00000000 01000000 ----0000 -----				
001124 <sub>H</sub>	CPCLRB4/CPCLR4[R/W] H,W 11111111 11111111		TCDT4[R/W] H,W 00000000 00000000		Free-run timer 4
001128 <sub>H</sub>	TCCS4[R/W] B,H,W 00000000 01000000 ----0000 -----				
00112C <sub>H</sub>	CPCLRB5/CPCLR5[R/W] H,W 11111111 11111111		TCDT5[R/W] H,W 00000000 00000000		Free-run timer 5
001130 <sub>H</sub>	TCCS5[R/W] B,H,W 00000000 01000000 ----0000 -----				
001134 <sub>H</sub>	FRS0[R/W] B,H,W ----- -000-000 -000-000 -000-000				Free-run timer selection
001138 <sub>H</sub>	FRS1[R/W] B,H,W ----- -000-000 -000-000				
00113C <sub>H</sub>	FRS2[R/W] B,H,W ----- -000-000 -000-000 -000-000				
001140 <sub>H</sub>	-				
001144 <sub>H</sub>	FRS4[R/W] B,H,W -000-000 -000-000 -000-000 -000-000				
001148 <sub>H</sub>	FRS5[R/W] B,H,W ----000 -000-000 -000-000 -000-000				
00114C <sub>H</sub>	FRS6[R/W] B,H,W ----- ----000 -000-----				
001150 <sub>H</sub>	-				
001154 <sub>H</sub>	OCCPB0/OCCP0[R/W] H,W 00000000 00000000		OCCPB1/OCCP1[R/W] H,W 00000000 00000000		Output compare 0/1
001158 <sub>H</sub>	OCS01[R/W] B,H,W -110--00 00001100		-	OCMOD01[R/W] B,H,W -----00	
00115C <sub>H</sub>	OCCPB2/OCCP2[R/W] H,W 00000000 00000000		OCCPB3/OCCP3[R/W] H,W 00000000 00000000		Output compare 2/3
001160 <sub>H</sub>	OCS23[R/W] B,H,W -110--00 00001100		-	OCMOD23[R/W] B,H,W -----00	
001164 <sub>H</sub>	OCCPB4/OCCP4[R/W] H,W 00000000 00000000		OCCPB5/OCCP5[R/W] H,W 00000000 00000000		Output compare 4/5
001168 <sub>H</sub>	OCS45[R/W] B,H,W -110--00 00001100		-	OCMOD45[R/W] B,H,W -----00	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00116C <sub>H</sub>	OCCPB6/OCCP6[R/W] H,W 00000000 00000000		OCCPB7/OCCP7[R/W] H,W 00000000 00000000		Output compare 6/7
001170 <sub>H</sub>	OCS67[R/W] B,H,W -110--00 00001100		-	OCMOD67[R/W] B,H,W -----00	
001174 <sub>H</sub>	OCCPB8/OCCP8[R/W] H,W 00000000 00000000		OCCPB9/OCCP9[R/W] H,W 00000000 00000000		Output compare 8/9
001178 <sub>H</sub>	OCS89[R/W] B,H,W -110--00 00001100		-	OCMOD89[R/W] B,H,W -----00	
00117C <sub>H</sub>	OCCPB10/OCCP10[R/W] H,W 00000000 00000000		OCCPB11/OCCP11[R/W] H,W 00000000 00000000		Output compare 10/11
001180 <sub>H</sub>	OCS1011[R/W] B,H,W -110--00 00001100		-	OCMOD1011 [R/W] B,H,W -----00	
001184 <sub>H</sub>	IPCP0[R] H,W 00000000 00000000		IPCP1[R] H,W 00000000 00000000		Input capture 0/1
001188 <sub>H</sub>	ICS01[R/W] B,H,W -----00 00000000		-	LSYNS[R/W] B,H,W -----00	
00118C <sub>H</sub>	IPCP2[R] H,W 00000000 00000000		IPCP3[R] H,W 00000000 00000000		Input capture 2/3
001190 <sub>H</sub>	ICS23[R/W] B,H,W -----00 00000000		-	-	
001194 <sub>H</sub>	-				Reserved
001198 <sub>H</sub>	-				
00119C <sub>H</sub>	-				
0011A0 <sub>H</sub>	-				Reserved
0011A4 <sub>H</sub>	DTSR[R/W] B,H,W -----10		-	-	
0011A8 <sub>H</sub>	TMRR0[R/W] H,W 00000000 00000001		TMRR1[R/W] H,W 00000000 00000001		Waveform generator 0/1/2
0011AC <sub>H</sub>	TMRR2[R/W] H,W 00000000 00000001		-	-	
0011B0 <sub>H</sub>	DTSCR0[R/W] B,H,W 00000000	DTSCR1[R/W] B,H,W 00000000	DTSCR2[R/W] B,H,W 00000000	-	
0011B4 <sub>H</sub>	-	DTIRO[R/W] B,H,W 000000--	-	DTMNS0[R/W] B,H,W 00--000	
0011B8 <sub>H</sub>	-	SIGCR10[R/W] B,H,W 00000000	-	SIGCR20[R/W] B,H,W 000000-1	
0011BC <sub>H</sub>	PICS0[R/W] B,H,W 000000-- -----				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0011C0 <sub>H</sub>	TMRR3[R/W] H,W 00000000 00000001		TMRR4[R/W] H,W 00000000 00000001		Waveform generator 3/4/5
0011C4 <sub>H</sub>	TMRR5[R/W] H,W 00000000 00000001		-	-	
0011C8 <sub>H</sub>	DTSCR3[R/W] B,H,W 00000000	DTSCR4[R/W] B,H,W 00000000	DTSCR5[R/W] B,H,W 00000000	-	
0011CC <sub>H</sub>	-	DTIR1[R/W] B,H,W 000000--	-	DTMNS1[R/W] B,H,W 00--000	
0011D0 <sub>H</sub>	-	SIGCR11[R/W] B,H,W 00000000	-	SIGCR21[R/W] B,H,W -----1	
0011D4 <sub>H</sub>	-				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
0011D8 <sub>H</sub>	-	-	-	-	12-bit A/D converter
0011DC <sub>H</sub>	ADTSS[R/W] B,H,W -----0	-	-	-	
0011E0 <sub>H</sub>	ADTSE[R/W] B,H,W -----00--- -0000000 00000000				
0011E4 <sub>H</sub>	ADCOMP0/ADCOMPB0[R/W] H,W 00000000 00000000		ADCOMP1/ADCOMPB1[R/W] H,W 00000000 00000000		
0011E8 <sub>H</sub>	ADCOMP2/ADCOMPB2[R/W] H,W 00000000 00000000		ADCOMP3/ADCOMPB3[R/W] H,W 00000000 00000000		
0011EC <sub>H</sub>	ADCOMP4/ADCOMPB4[R/W] H,W 00000000 00000000		ADCOMP5/ADCOMPB5[R/W] H,W 00000000 00000000		
0011F0 <sub>H</sub>	ADCOMP6/ADCOMPB6[R/W] H,W 00000000 00000000		ADCOMP7/ADCOMPB7[R/W] H,W 00000000 00000000		
0011F4 <sub>H</sub>	ADCOMP8/ADCOMPB8[R/W] H,W 00000000 00000000		ADCOMP9/ADCOMPB9[R/W] H,W 00000000 00000000		
0011F8 <sub>H</sub>	ADCOMP10/ADCOMPB10[R/W] H,W 00000000 00000000		ADCOMP11/ADCOMPB11[R/W] H,W 00000000 00000000		
0011FC <sub>H</sub>	ADCOMP12/ADCOMPB12[R/W] H,W 00000000 00000000		ADCOMP13/ADCOMPB13[R/W] H,W 00000000 00000000		
001200 <sub>H</sub>	ADCOMP14/ADCOMPB14[R/W] H,W 00000000 00000000		-		
001204 <sub>H</sub>	-		-		
001208 <sub>H</sub>	-		ADCOMP19/ADCOMPB19[R/W] H,W 00000000 00000000		
00120C <sub>H</sub>	ADCOMP20/ADCOMPB20[R/W] H,W 00000000 00000000		-		
001210 <sub>H</sub>	-		-		
001214 <sub>H</sub>	-	-	-	-	
001218 <sub>H</sub>	-	-	-	-	
00121C <sub>H</sub>	-	-	-	-	
001220 <sub>H</sub>	-	-	-	-	
001224 <sub>H</sub>	ADTCS0[R/W] B,H,W 00000000 0010-000		ADTCS1[R/W] B,H,W 00000000 0010-000		
001228 <sub>H</sub>	ADTCS2[R/W] B,H,W 00000000 0010-000		ADTCS3[R/W] B,H,W 00000000 0010-000		
00122C <sub>H</sub>	ADTCS4[R/W] B,H,W 00000000 0010-000		ADTCS5[R/W] B,H,W 00000000 0010-000		
001230 <sub>H</sub>	ADTCS6[R/W] B,H,W 00000000 0010-000		ADTCS7[R/W] B,H,W 00000000 0010-000		

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001234 <sub>H</sub>	ADTCS8[R/W] B,H,W 00000000 0010-000		ADTCS9[R/W] B,H,W 00000000 0010-000		12-bit A/D converter
001238 <sub>H</sub>	ADTCS10[R/W] B,H,W 00000000 0010-000		ADTCS11[R/W] B,H,W 00000000 0010-000		
00123C <sub>H</sub>	ADTCS12[R/W] B,H,W 00000000 0010-000		ADTCS13[R/W] B,H,W 00000000 0010-000		
001240 <sub>H</sub>	ADTCS14[R/W] B,H,W 00000000 0010-000		-		
001244 <sub>H</sub>	-		-		
001248 <sub>H</sub>	-		ADTCS19[R/W] B,H,W 00000000 00100000		
00124C <sub>H</sub>	ADTCS20[R/W] B,H,W 00000000 00100000		-		
001250 <sub>H</sub>	-		-		
001254 <sub>H</sub>	-	-	-	-	
001258 <sub>H</sub>	-	-	-	-	
00125C <sub>H</sub>	-	-	-	-	
001260 <sub>H</sub>	-	-	-	-	
001264 <sub>H</sub>	ADTCD0[R] B,H,W 10--0000 00000000		ADTCD1[R] B,H,W 10--0000 00000000		
001268 <sub>H</sub>	ADTCD2[R] B,H,W 10--0000 00000000		ADTCD3[R] B,H,W 10--0000 00000000		
00126C <sub>H</sub>	ADTCD4[R] B,H,W 10--0000 00000000		ADTCD5[R] B,H,W 10--0000 00000000		
001270 <sub>H</sub>	ADTCD6[R] B,H,W 10--0000 00000000		ADTCD7[R] B,H,W 10--0000 00000000		
001274 <sub>H</sub>	ADTCD8[R] B,H,W 10--0000 00000000		ADTCD9[R] B,H,W 10--0000 00000000		
001278 <sub>H</sub>	ADTCD10[R] B,H,W 10--0000 00000000		ADTCD11[R] B,H,W 10--0000 00000000		
00127C <sub>H</sub>	ADTCD12[R] B,H,W 10--0000 00000000		ADTCD13[R] B,H,W 10--0000 00000000		
001280 <sub>H</sub>	ADTCD14[R] B,H,W 10--0000 00000000		-		
001284 <sub>H</sub>	-		-		
001288 <sub>H</sub>	-		ADTCD19[R] B,H,W 10--0000 00000000		
00128C <sub>H</sub>	ADTCD20[R] B,H,W 10--0000 00000000		-		
001290 <sub>H</sub>	-		-		
001294 <sub>H</sub>	-	-	-	-	
001298 <sub>H</sub>	-	-	-	-	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00129C <sub>H</sub>	-	-	-	-	12-bit A/D converter
0012A0 <sub>H</sub>	-	-	-	-	
0012A4 <sub>H</sub>	ADCS0[R/W] B,H,W 0-----		ADCH0[R] B,H,W -----000	ADMD0[R/W] B,H,W ----0000	
0012A8 <sub>H</sub>	ADCS1[R/W] B,H,W 0-----		ADCH1[R] B,H,W -----000	ADMD1[R/W] B,H,W ----0000	
0012AC <sub>H</sub>	ADCS2[R/W] B,H,W 0-----		ADCH2[R] B,H,W -----000	ADMD2[R/W] B,H,W ----0000	
0012B0 <sub>H</sub>	MTRCSR[R/W] B,H,W -----0		-	-	
0012B4 <sub>H</sub>	RTOSEL0[R/W] B,H,W --000000	RTOSEL1[R/W] B,H,W -----0	-	-	
0012B8 <sub>H</sub>   0012FC <sub>H</sub>	-	-	-	-	Reserved
001300 <sub>H</sub>	-	-	-	-	Reserved
001304 <sub>H</sub>	-	-	-	-	
001308 <sub>H</sub>	-	-	-	-	
00130C <sub>H</sub>	-	-	-	-	
001310 <sub>H</sub>	-	-	-	-	
001314 <sub>H</sub>	-	-	-	-	
001318 <sub>H</sub>	-	-	-	-	
00131C <sub>H</sub>	-	-	-	-	
001320 <sub>H</sub>	-	-	-	-	
001324 <sub>H</sub>	-	-	-	-	
001328 <sub>H</sub>   00132C <sub>H</sub>	-	-	-	-	
001330 <sub>H</sub>	-	-	-	-	
001334 <sub>H</sub>   0013FC <sub>H</sub>	-	-	-	-	Reserved
001400 <sub>H</sub>	DACR[R/W] B,H,W -----0	-	DADR[R/W] H,W -----XX XXXXXXXX		DAC
001404 <sub>H</sub>   0014FC <sub>H</sub>	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
001500 <sub>H</sub>	SCR0/(IBCR0) [R/W] B,H,W 0--00000	SMR0 [R/W] B,H,W 000000-0	SSR0 [R/W] B,H,W 0--00011	ESCR0/(IBSR0) [R/W] B,H,W 00000000	Multi Function Serial I/F 0  *1: Byte access is possible only for access to lower 8 bits.
001504 <sub>H</sub>	-/(RDR10/(TDR10))[R/W] B,H,W ----- *3		RDR00/(TDR00)[R/W] B,H,W -----0 00000000 *1		
001508 <sub>H</sub>	SACSR0[R/W] B,H,W 0----000 00000000		STMCR0[R] B,H,W 00000000 00000000		*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset
00150C <sub>H</sub>	STMCR0[R/W] B,H,W 00000000 00000000		-/(SFUR0) [R/W] B,H,W ----- *4		*3: Reserved because CSIO mode is not set immediately after reset
001510 <sub>H</sub>	-	-	-/(SFLR10) [R/W] B,H,W ----- *4	-/(SFLR00) [R/W] B,H,W ----- *4	
001514 <sub>H</sub>	-	-	-	-	*4: Reserved because LIN2.1 mode is not set immediately after reset
001518 <sub>H</sub>	-	-	-	-	
00151C <sub>H</sub>	BGR0[R/W] H,W 00000000 00000000		-/(ISMK0)[R/W] B,H,W ----- *2	-/(ISBA0)[R/W] B,H,W ----- *2	*4: Reserved because LIN2.1 mode is not set immediately after reset
001520 <sub>H</sub>	FCR10[R/W] B,H,W 00-00100	FCR00[R/W] B,H,W -0000000	FBYTE20[R/W] B,H,W 00000000	FBYTE10[R/W] B,H,W 00000000	
001524 <sub>H</sub>	SCR1[R/W] B,H,W 0--00000	SMR1[R/W] B,H,W 000000-0	SSR1[R/W] B,H,W 0--00011	ESCR1[R/W] B,H,W 00000000	Multi Function Serial I/F 1  *1: Byte access is possible only for access to lower 8 bits.
001528 <sub>H</sub>	-/(RDR11/(TDR11))[R/W] B,H,W ----- *3		RDR01/(TDR01)[R/W] B,H,W -----0 00000000 *1		
00152C <sub>H</sub>	SACSR1[R/W] B,H,W 0----000 00000000		STMCR1[R] B,H,W 00000000 00000000		*3: Reserved because CSIO mode is not set immediately after reset
001530 <sub>H</sub>	STMCR1[R/W] B,H,W 00000000 00000000		-/(SCSCR1/SFUR1) [R/W] B,H,W ----- *3 *4		
001534 <sub>H</sub>	-/(SCSTR31) [R/W] B,H,W ----- *3	-/(SCSTR21) [R/W] B,H,W ----- *3	-/(SCSTR11/SFLR11) [R/W] B,H,W ----- *3 *4	-/(SCSTR01/SFLR01) [R/W] B,H,W ----- *3 *4	*4: Reserved because LIN2.1 mode is not set immediately after reset
001538 <sub>H</sub>	-	-	-	-	
00153C <sub>H</sub>	-	-	-	TBYTE01[R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset
001540 <sub>H</sub>	BGR1[R/W] H,W 00000000 00000000		-	-	
001544 <sub>H</sub>	FCR11[R/W] B,H,W 00-00100	FCR01[R/W] B,H,W -0000000	FBYTE21[R/W] B,H,W 00000000	FBYTE11[R/W] B,H,W 00000000	Reserved
001548 <sub>H</sub>   001FFC <sub>H</sub>	-	-	-	-	



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00200 <sub>H</sub>	CTRLR0[R/W] B,H,W ----- 000-0001		STATR0[R/W] B,H,W ----- 00000000		CAN 0 64msb
002004 <sub>H</sub>	ERRCNT0 [R] B,H,W 00000000 00000000		BTR0[R/W] B,H,W -0100011 00000001		
002008 <sub>H</sub>	INTR0[R] B,H,W 00000000 00000000		TESTR0[R/W] B,H,W ----- X00000--		
00200C <sub>H</sub>	BRPER0[R/W] B,H,W ----- ----0000		-		
002010 <sub>H</sub>	IF1CREQ0[R/W] B,H,W 0----- 00000001		IF1CMSK0[R/W] B,H,W ----- 00000000		
002014 <sub>H</sub>	IF1MSK20[R/W] B,H,W 11-11111 11111111		IF1MSK10[R/W] B,H,W 11111111 11111111		
002018 <sub>H</sub>	IF1ARB20[R/W] B,H,W 00000000 00000000		IF1ARB10[R/W] B,H,W 00000000 00000000		
00201C <sub>H</sub>	IF1MCTR0[R/W] B,H,W 00000000 0---0000		-		
002020 <sub>H</sub>	IF1DTA10[R/W] B,H,W 00000000 00000000		IF1DTA20[R/W] B,H,W 00000000 00000000		
002024 <sub>H</sub>	IF1DTB10[R/W] B,H,W 00000000 00000000		IF1DTB20[R/W] B,H,W 00000000 00000000		
002028 <sub>H</sub> , 00202C <sub>H</sub>	-		-		
002030 <sub>H</sub> , 002034 <sub>H</sub>	Reserved (IF1 data mirror)				
002038 <sub>H</sub> , 00203C <sub>H</sub>	-		-		
002040 <sub>H</sub>	IF2CREQ0[R/W] B,H,W 0----- 00000001		IF2CMSK0[R/W] B,H,W ----- 00000000		
002044 <sub>H</sub>	IF2MSK20[R/W] B,H,W 11-11111 11111111		IF2MSK10[R/W] B,H,W 11111111 11111111		
002048 <sub>H</sub>	IF2ARB20[R/W] B,H,W 00000000 00000000		IF2ARB10[R/W] B,H,W 00000000 00000000		
00204C <sub>H</sub>	IF2MCTR0[R/W] B,H,W 00000000 0---0000		-		
002050 <sub>H</sub>	IF2DTA10[R/W] B,H,W 00000000 00000000		IF2DTA20[R/W] B,H,W 00000000 00000000		
002054 <sub>H</sub>	IF2DTB10[R/W] B,H,W 00000000 00000000		IF2DTB20[R/W] B,H,W 00000000 00000000		
002058 <sub>H</sub> , 00205C <sub>H</sub>	-		-		
002060 <sub>H</sub> , 002064 <sub>H</sub>	Reserved (IF2 data mirror)				

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
002068 <sub>H</sub>   00207C <sub>H</sub>	-	-	-	-	CAN 0 64msb	
002080 <sub>H</sub>	TREQR20[R] B,H,W 00000000 00000000	-	TREQR10[R] B,H,W 00000000 00000000	-		
002084 <sub>H</sub>	TREQR40[R] B,H,W 00000000 00000000	-	TREQR30[R] B,H,W 00000000 00000000	-		
002088 <sub>H</sub>	-	-	-	-		
00208C <sub>H</sub>	-	-	-	-		
002090 <sub>H</sub>	NEWDT20[R] B,H,W 00000000 00000000	-	NEWDT10[R] B,H,W 00000000 00000000	-		
002094 <sub>H</sub>	NEWDT40[R] B,H,W 00000000 00000000	-	NEWDT30[R] B,H,W 00000000 00000000	-		
002098 <sub>H</sub>	-	-	-	-		
00209C <sub>H</sub>	-	-	-	-		
0020A0 <sub>H</sub>	INTPND20[R] B,H,W 00000000 00000000	-	INTPND10[R] B,H,W 00000000 00000000	-		
0020A4 <sub>H</sub>	INTPND40[R] B,H,W 00000000 00000000	-	INTPND30[R] B,H,W 00000000 00000000	-		
0020A8 <sub>H</sub>	-	-	-	-		
0020AC <sub>H</sub>	-	-	-	-		
0020B0 <sub>H</sub>	MSGVAL20[R] B,H,W 00000000 00000000	-	MSGVAL10[R] B,H,W 00000000 00000000	-		
0020B4 <sub>H</sub>	MSGVAL40[R] B,H,W 00000000 00000000	-	MSGVAL30[R] B,H,W 00000000 00000000	-		
0020B8 <sub>H</sub>	-	-	-	-		
0020BC <sub>H</sub>	-	-	-	-		
0020C0 <sub>H</sub>   0020FC <sub>H</sub>	-	-	-	-		
002100 <sub>H</sub>   0022FC <sub>H</sub>	-	-	-	-		Reserved
002300 <sub>H</sub>	DFCTLR[R/W] B,H,W -0-----	-	DFSTR[R/W] B,H,W -----001	-		WorkFlash
002304 <sub>H</sub>	-	-	-	-		
002308 <sub>H</sub>	FLIFCTLR[R/W] B,H,W ---0--00	-	FLIFFER1[R/W] B,H,W -----	FLIFFER2[R/W] B,H,W -----		
00230C <sub>H</sub>   002FFC <sub>H</sub>	-	-	-	-	Reserved	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00300 <sub>H</sub>	SEEARX[R] B,H,W --000000 00000000		DEEARX[R] B,H,W --000000 00000000		XBS RAM ECC control register
003004 <sub>H</sub>	EECSR[X/R/W] B,H,W ----00-0	-	EFEARX[R/W] B,H,W --000000 00000000		
003008 <sub>H</sub>	-	EFECRX[R/W] B,H,W -----0 00000000 00000000			
00300C <sub>H</sub>	TEAR0X[R] B,H,W 000----- ----- --000000 00000000				XBS RAM diagnosis register
003010 <sub>H</sub>	TEAR1X[R] B,H,W 000----- ----- --000000 00000000				
003014 <sub>H</sub>	TEAR2X[R] B,H,W 000----- ----- --000000 00000000				
003018 <sub>H</sub>	TAEARX[R/W] B,H,W --101111 11111111		TASARX[R/W] B,H,W --000000 00000000		
00301C <sub>H</sub>	TFECRX[R/W] B,H,W ----0000	TICRX[R/W] B,H,W ----0000	TTCRX[R/W] B,H,W -----00 00001100		
003020 <sub>H</sub>	TSRCRX[R/W] B,H,W 0-----	-	-	TKCCR[X/R/W] B,H,W 00----00	
003024 <sub>H</sub>	SEEARA[R] B,H,W --000000 00000000		DEEARA[R] B,H,W --000000 00000000		
003028 <sub>H</sub>	EECSRA[R/W] B,H,W ----00-0	-	EFEARA[R/W] B,H,W --000000 00000000		Backup RAM ECC control register
00302C <sub>H</sub>	-	EFECRA[R/W] B,H,W -----0 00000000 00000000			
003030 <sub>H</sub>	TEAR0A[R] B,H,W 000----- ----- ----000 00000000				
003034 <sub>H</sub>	TEAR1A[R] B,H,W 000----- ----- ----000 00000000				Backup RAM diagnosis register
003038 <sub>H</sub>	TEAR2A[R] B,H,W 000----- ----- ----000 00000000				
00303C <sub>H</sub>	TAEARA[R/W] B,H,W ----111 11111111		TASARA[R/W] B,H,W ----000 00000000		
003040 <sub>H</sub>	TFECRA[R/W] B,H,W ----0000	TICRA[R/W] B,H,W ----0000	TTCRA[R/W] B,H,W -----00 00001100		
003044 <sub>H</sub>	TSRCRA[R/W] B,H,W 0-----	-	-	TKCCRA[R/W] B,H,W 00----00	
003048 <sub>H</sub>   0030FC <sub>H</sub>	-	-	-	-	Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
003100 <sub>H</sub>	BUSDIGSR0[R/W] H,W 00000000 0-----00		BUSDIGSR1[R/W] H,W 00000000 0-----00		Bus diagnosis
003104 <sub>H</sub>	BUSDIGSR2[R/W] H,W 00000000 0-----00		BUSTSTRO[R/W] H,W 00--0000 00000000		
003108 <sub>H</sub>	BUSADR0[R] W 00000000 00000000 00000000 00000000				
00310C <sub>H</sub>	BUSADR1[R] W 00000000 00000000 00000000 00000000				
003110 <sub>H</sub>	BUSADR2[R] W 00000000 00000000 00000000 00000000				
003114 <sub>H</sub>	-		BUSDIGSR3[R/W] H,W 00000000 0-----00		
003118 <sub>H</sub>	BUSDIGSR4[R/W] H,W 00000000 0-----00		BUSTSTR1[R/W] H,W 00--0000 00000000		
00311C <sub>H</sub>	-				
003120 <sub>H</sub>	BUSADR3[R] W 00000000 00000000 00000000 00000000				
003124 <sub>H</sub>	BUSADR4[R] W 00000000 00000000 00000000 00000000				
003128 <sub>H</sub>   003FFC <sub>H</sub>	-	-	-	-	Reserved
004000 <sub>H</sub>   005FFC <sub>H</sub>	Backup RAM				Backup RAM area
006000 <sub>H</sub>   00CFFC <sub>H</sub>	-	-	-	-	Reserved
00D000 <sub>H</sub>	CIF0[R] W 00000100 11111111 01011011 11111111				FlexRay CIF <sup>15</sup>
00D004 <sub>H</sub>	CIF1[R/W] W 00000000 -----0 -0000000 -----				
00D008 <sub>H</sub>   00D00C <sub>H</sub>	-	-	-	-	Reserved
00D010 <sub>H</sub>	-				FlexRay GIF <sup>15</sup>
00D014 <sub>H</sub>	-				
00D018 <sub>H</sub>	-	-	-	-	
00D01C <sub>H</sub>	LCK[R/W] W ----- 00000000				

Address	Address offset value/Register name				Block	
	+0	+1	+2	+3		
00D020 <sub>H</sub>	EIR[R/W] W ----000 ----000 ----0000 00000000				FlexRay INT <sup>*5</sup>	
00D024 <sub>H</sub>	SIR[R/W] W -----00 -----00 00000000 00000000					
00D028 <sub>H</sub>	EILS[R/W] W ----000 ----000 ----0000 00000000					
00D02C <sub>H</sub>	SILS[R/W] W -----11 -----11 11111111 11111111					
00D030 <sub>H</sub>	EIES[R/W] W ----000 ----000 ----0000 00000000					
00D034 <sub>H</sub>	EIER[R/W] W ----000 ----000 ----0000 00000000					
00D038 <sub>H</sub>	SIES[R/W] W -----00 -----00 00000000 00000000					
00D03C <sub>H</sub>	SIER[R/W] W -----00 -----00 00000000 00000000					
00D040 <sub>H</sub>	ILE[R/W] W -----00					
00D044 <sub>H</sub>	TOC[R/W] W --000000 00000000 -0000000 -000000					
00D048 <sub>H</sub>	T1C[R/W] W --000000 00000010 -----00					
00D04C <sub>H</sub>	STPW1[R/W] W --000000 00000000 --000000 -0000000					
00D050 <sub>H</sub>	STPW2[R] W ----000 00000000 ----000 00000000					
00D054 <sub>H</sub>   00D07C <sub>H</sub>	-	-	-	-		Reserved
00D080 <sub>H</sub>	SUCC1[R/W] W ----1100 01000000 00010-00 1---0000					FlexRay SUC <sup>*5</sup>
00D084 <sub>H</sub>	SUCC2[R/W] W ----0001 ---00000 00000101 00000100					
00D088 <sub>H</sub>	SUCC3[R/W] W -----00000000 00010001					
00D08C <sub>H</sub>	NEMC[R/W] W -----0000				FlexRay NEM <sup>*5</sup>	
00D090 <sub>H</sub>	PRTC1[R/W] W 000010-0 01001100 0000-110 00110011				FlexRay PRT <sup>*5</sup>	
00D094 <sub>H</sub>	PRTC2[R/W] W --001111 00101101 --001010 --001110					
00D098 <sub>H</sub>	MHDC[R/W] W ---00000 00000000 -----0000000				FlexRay MHD <sup>*5</sup>	

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D09C <sub>H</sub>	-				Reserved
00D0A0 <sub>H</sub>	GTUC1[R/W] W ----- --0000 00000010 10000000				FlexRay GTU <sup>*5</sup>
00D0A4 <sub>H</sub>	GTUC2[R/W] W ----- --0010 --000000 00001010				
00D0A8 <sub>H</sub>	GTUC3[R/W] W -0000010 -0000010 00000000 00000000				
00D0AC <sub>H</sub>	GTUC4[R/W] W --000000 00001000 --000000 00000111				
00D0B0 <sub>H</sub>	GTUC5[R/W] W 00001110 ---00000 00000000 00000000				
00D0B4 <sub>H</sub>	GTUC6[R/W] W ----000 00000010 ----000 00000000				
00D0B8 <sub>H</sub>	GTUC7[R/W] W -----00 00000010 -----00 00000100				
00D0BC <sub>H</sub>	GTUC8[R/W] W ---00000 00000000 ----- --000010				
00D0C0 <sub>H</sub>	GTUC9[R/W] W ----- -----00 ---00001 --000001				
00D0C4 <sub>H</sub>	GTUC10[R/W] W ----000 00000010 --000000 00000101				
00D0C8 <sub>H</sub>	GTUC11[R/W] W ----000 ----000 -----00 -----00				
00D0CC <sub>H</sub>   00D0FC <sub>H</sub>	-				Reserved
00D100 <sub>H</sub>	CCSV[R] W --000000 00010000 -100--00 00000000				FlexRay SUC <sup>*5</sup>
00D104 <sub>H</sub>	CCEV[R] W ----- ----- ---00000 00--0000				
00D108 <sub>H</sub> 00D10C <sub>H</sub>	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D110 <sub>H</sub>	SCV[R] W -----000 00000000 -----000 00000000				FlexRay GTU *5
00D114 <sub>H</sub>	MTCCV[R] W ----- --000000 --000000 00000000				
00D118 <sub>H</sub>	RCV[R] W ----- ----- ----0000 00000000				
00D11C <sub>H</sub>	OCV[R] W ----- ----000 00000000 00000000				
00D120 <sub>H</sub>	SFS[R] W ----- ----0000 00000000 00000000				
00D124 <sub>H</sub>	SWNIT[R] W ----- ----- ----0000 00000000				
00D128 <sub>H</sub>	ACS[R/W] W ----- ----- ---00000 ---00000				
00D12C <sub>H</sub>	-				
00D130 <sub>H</sub>	ESID1[R] W ----- ----- 00----00 00000000				
00D134 <sub>H</sub>	ESID2[R] W ----- ----- 00----00 00000000				
00D138 <sub>H</sub>	ESID3[R] W ----- ----- 00----00 00000000				
00D13C <sub>H</sub>	ESID4[R] W ----- ----- 00----00 00000000				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D140 <sub>H</sub>	ESID5[R] W ----- 00---00 00000000				FlexRay GTU <sup>15</sup>
00D144 <sub>H</sub>	ESID6[R] W ----- 00---00 00000000				
00D148 <sub>H</sub>	ESID7[R] W ----- 00---00 00000000				
00D14C <sub>H</sub>	ESID8[R] W ----- 00---00 00000000				
00D150 <sub>H</sub>	ESID9[R] W ----- 00---00 00000000				
00D154 <sub>H</sub>	ESID10[R] W ----- 00---00 00000000				
00D158 <sub>H</sub>	ESID11[R] W ----- 00---00 00000000				
00D15C <sub>H</sub>	ESID12[R] W ----- 00---00 00000000				
00D160 <sub>H</sub>	ESID13[R] W ----- 00---00 00000000				
00D164 <sub>H</sub>	ESID14[R] W ----- 00---00 00000000				
00D168 <sub>H</sub>	ESID15[R] W ----- 00---00 00000000				
00D16C <sub>H</sub>	-				
00D170 <sub>H</sub>	OSID1[R] W ----- 00---00 00000000				
00D174 <sub>H</sub>	OSID2[R] W ----- 00---00 00000000				
00D178 <sub>H</sub>	OSID3[R] W ----- 00---00 00000000				
00D17C <sub>H</sub>	OSID4[R] W ----- 00---00 00000000				
00D180 <sub>H</sub>	OSID5[R] W ----- 00---00 00000000				
00D184 <sub>H</sub>	OSID6[R] W ----- 00---00 00000000				
00D188 <sub>H</sub>	OSID7[R] W ----- 00---00 00000000				
00D18C <sub>H</sub>	OSID8[R] W ----- 00---00 00000000				
00D190 <sub>H</sub>	OSID9[R] W ----- 00---00 00000000				
00D194 <sub>H</sub>	OSID10[R] W ----- 00---00 00000000				



Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D198 <sub>H</sub>	OSID11[R] W ----- 00---00 00000000				FlexRay GTU <sup>*5</sup>
00D19C <sub>H</sub>	OSID12[R] W ----- 00---00 00000000				
00D1A0 <sub>H</sub>	OSID13[R] W ----- 00---00 00000000				
00D1A4 <sub>H</sub>	OSID14[R] W ----- 00---00 00000000				
00D1A8 <sub>H</sub>	OSID15[R] W ----- 00---00 00000000				
00D1AC <sub>H</sub>	-				Reserved
00D1B0 <sub>H</sub>	NMV1[R] W 00000000 00000000 00000000 00000000				FlexRay NEM <sup>*5</sup>
00D1B4 <sub>H</sub>	NMV2[R] W 00000000 00000000 00000000 00000000				
00D1B8 <sub>H</sub>	NMV3[R] W 00000000 00000000 00000000 00000000				
00D1BC <sub>H</sub>   00D2FC <sub>H</sub>	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D300 <sub>H</sub>	MRC[R/W] W -----001 10000000 00000000 00000000				FlexRay MHD <sup>*5</sup>
00D304 <sub>H</sub>	FRF[R/W] W -----1 10000000 ---00000 00000000				
00D308 <sub>H</sub>	FRFM[R/W] W -----00000000 ---000000 00000000--				
00D30C <sub>H</sub>	FCL[R/W] W -----00000000 10000000				
00D310 <sub>H</sub>	MHDS[R/W] W -00000000 -00000000 -00000000 00000000				
00D314 <sub>H</sub>	LDTS[R] W -----000 00000000 -----000 00000000				
00D318 <sub>H</sub>	FSR[R] W -----00000000 00000000 -----000				
00D31C <sub>H</sub>	MHDF[R/W] W -----00000000 -----0 00000000				
00D320 <sub>H</sub>	TXRQ1[R] W 00000000 00000000 00000000 00000000				
00D324 <sub>H</sub>	TXRQ2[R] W 00000000 00000000 00000000 00000000				
00D328 <sub>H</sub>	TXRQ3[R] W 00000000 00000000 00000000 00000000				
00D32C <sub>H</sub>	TXRQ4[R] W 00000000 00000000 00000000 00000000				
00D330 <sub>H</sub>	NDAT1[R] W 00000000 00000000 00000000 00000000				
00D334 <sub>H</sub>	NDAT2[R] W 00000000 00000000 00000000 00000000				
00D338 <sub>H</sub>	NDAT3[R] W 00000000 00000000 00000000 00000000				
00D33C <sub>H</sub>	NDAT4[R] W 00000000 00000000 00000000 00000000				
00D340 <sub>H</sub>	MBSC1[R] W 00000000 00000000 00000000 00000000				
00D344 <sub>H</sub>	MBSC2[R] W 00000000 00000000 00000000 00000000				
00D348 <sub>H</sub>	MBSC3[R] W 00000000 00000000 00000000 00000000				
00D34C <sub>H</sub>	MBSC4[R] W 00000000 00000000 00000000 00000000				
00D350 <sub>H</sub>   00D3EC <sub>H</sub>	-				Reserved

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D3F0 <sub>H</sub>	CREL[R] W 00010000 00111001 00000010 00000110				FlexRay GIF <sup>*5</sup>
00D3F4 <sub>H</sub>	ENDN[R] W 10000111 01100101 01000011 00100001				
00D3F8 <sub>H</sub>   00D3FC <sub>H</sub>	-				Reserved
00D400 <sub>H</sub>   00D4FC <sub>H</sub>	WRDSn[1-64][R/W] W 00000000 00000000 00000000 00000000				FlexRay IBF <sup>*5</sup>
00D500 <sub>H</sub>	WRHS1[R/W] W --000000 -00000000 ----000 00000000				
00D504 <sub>H</sub>	WRHS2[R/W] W -----00000000 ----000 00000000				
00D508 <sub>H</sub>	WRHS3[R/W] W -----00000000 ----000 00000000				
00D50C <sub>H</sub>	-				
00D510 <sub>H</sub>	IBCM[R/W] W -----00000000 ----000 00000000				
00D514 <sub>H</sub>	IBCR[R/W] W 0-----00000000 0-----00000000				
00D518 <sub>H</sub>   00D5FC <sub>H</sub>	-				
00D600 <sub>H</sub>   00D6FC <sub>H</sub>	RDDS <sub>n</sub> [1-64][R] W 00000000 00000000 00000000 00000000				FlexRay OBF <sup>*5</sup>
00D700 <sub>H</sub>	RDHS1[R] W --000000 -00000000 ----000 00000000				
00D704 <sub>H</sub>	RDHS2[R] W -00000000 -00000000 ----000 00000000				
00D708 <sub>H</sub>	RDHS3[R] W --000000 --000000 ----000 00000000				
00D70C <sub>H</sub>	MBS[R] W --000000 --000000 00-000000 00000000				
00D710 <sub>H</sub>	OBCM[R/W] W -----00000000 ----000 00000000				
00D714 <sub>H</sub>	OBCR[R/W] W -----00000000 0-----000 00000000				
00D718 <sub>H</sub>   00D7FC <sub>H</sub>	-				

Address	Address offset value/Register name				Block
	+0	+1	+2	+3	
00D800 <sub>H</sub>   00EFFC <sub>H</sub>	-				Reserved
00F000 <sub>H</sub>   00FEFC <sub>H</sub>	-				Reserved [S]
00FF00 <sub>H</sub>	DSUCR[R/W] B,H,W -----0		-	-	OCDU [S]
00FF04 <sub>H</sub>   00FF0C <sub>H</sub>	-	-	-	-	Reserved [S]
00FF10 <sub>H</sub>	PCSR[R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FF14 <sub>H</sub>	PSSR[R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00FF18 <sub>H</sub>   00FFF4 <sub>H</sub>	-	-	-	-	Reserved [S]
00FFF8 <sub>H</sub>	EDIR1[R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				OCDU [S]
00FFFC <sub>H</sub>	EDIR0[R] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

[S]: It is a system register. The illegal instruction exception (data access error) is generated when reading and writing to these registers in the user mode.

\*5: For FlexRay, the MB91F583ASG/F584ASG/F585ASG/F583ASJ/F584ASJ/F585ASJ has corresponding functions.

The following registers are reserved registers for models without the FlexRay function.  
000125<sub>H</sub> IRPR2L[5:4], 000E68<sub>H</sub>, 0004E8<sub>H</sub>-0004EF<sub>H</sub>, 00D000<sub>H</sub>-00D717<sub>H</sub>

## 10. Interrupt Vector Table

■ MB91F583AM/F584AM/F585AM

Interrupt factor	Interrupt number		Inter rupt level	Offset	TBR default address	RN <sup>*1</sup>	Interrupt request batch read target
	Decimal	Hexa decimal					
Reset	0	00	-	3FC <sub>H</sub>	000FFFC <sub>H</sub>	-	-
System reserved	1	01	-	3F8 <sub>H</sub>	000FFF8 <sub>H</sub>	-	-
System reserved	2	02	-	3F4 <sub>H</sub>	000FFF4 <sub>H</sub>	-	-
System reserved	3	03	-	3F0 <sub>H</sub>	000FFF0 <sub>H</sub>	-	-
System reserved	4	04	-	3EC <sub>H</sub>	000FFEC <sub>H</sub>	-	-
FPU exception	5	05	-	3E8 <sub>H</sub>	000FFE8 <sub>H</sub>	-	-
Instruction access protection violation exception	6	06	-	3E4 <sub>H</sub>	000FFE4 <sub>H</sub>	-	-
Data access protection violation exception	7	07	-	3E0 <sub>H</sub>	000FFE0 <sub>H</sub>	-	-
Data access error interrupts	8	08	-	3DC <sub>H</sub>	000FFDC <sub>H</sub>	-	-
INTE instruction	9	09	-	3D8 <sub>H</sub>	000FFD8 <sub>H</sub>	-	-
Instruction break	10	0A	-	3D4 <sub>H</sub>	000FFD4 <sub>H</sub>	-	-
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFD0 <sub>H</sub>	-	-
System reserved	12	0C	-	3CC <sub>H</sub>	000FFCC <sub>H</sub>	-	-
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFC8 <sub>H</sub>	-	-
Exception of invalid instruction	14	0E	-	3C4 <sub>H</sub>	000FFC4 <sub>H</sub>	-	-
NMI request Error generation at internal bus diagnosis RAM double-bit error Backup RAM double-bit error	15	0F	15(F <sub>H</sub> ) Fixed	3C0 <sub>H</sub>	000FFC0 <sub>H</sub>	-	○
External interrupt 0-7	16	10	ICR0 0	3BC <sub>H</sub>	000FFBC <sub>H</sub>	0	-
Reload timer 0 / 1	17	11	ICR0 1	3B8 <sub>H</sub>	000FFB8 <sub>H</sub>	1	○
Reload timer 2 / 3	18	12	ICR0 2	3B4 <sub>H</sub>	000FFB4 <sub>H</sub>	2	○
Multifunction serial interface ch.0 (reception completed)/ Multifunction serial interface ch.0 (status)	19	13	ICR0 3	3B0 <sub>H</sub>	000FFB0 <sub>H</sub>	3 <sup>2</sup>	○
Multifunction serial interface ch.0 (transmission completed)	20	14	ICR0 4	3AC <sub>H</sub>	000FFAC <sub>H</sub>	4	-
Multifunction serial interface ch.1 (reception completed)/ Multifunction serial interface ch.1 (status)	21	15	ICR0 5	3A8 <sub>H</sub>	000FFA8 <sub>H</sub>	5 <sup>2</sup>	○
Multifunction serial interface ch.1 (transmission completed)	22	16	ICR0 6	3A4 <sub>H</sub>	000FFA4 <sub>H</sub>	6	-
Multifunction serial interface ch.2 (reception completed)/ Multifunction serial interface ch.2 (status)	23	17	ICR0 7	3A0 <sub>H</sub>	000FFA0 <sub>H</sub>	7 <sup>2</sup>	○
Multifunction serial interface ch.2 (transmission completed)	24	18	ICR0 8	39C <sub>H</sub>	000FF9C <sub>H</sub>	8	-
Multifunction serial interface ch.3 (reception completed)/ Multifunction serial interface ch.3 (status)	25	19	ICR0 9	398 <sub>H</sub>	000FF98 <sub>H</sub>	9 <sup>2</sup>	○
Multifunction serial interface ch.3 (transmission completed)	26	1A	ICR1 0	394 <sub>H</sub>	000FF94 <sub>H</sub>	10	-
*4	27	1B	ICR1 1	390 <sub>H</sub>	000FF90 <sub>H</sub>	-	-
*4	28	1C	ICR1 2	38C <sub>H</sub>	000FF8C <sub>H</sub>	-	-

Interrupt factor	Interrupt number		Interrupt level	Offset	TBR default address	RN <sup>*1</sup>	Interrupt request batch read target
	Decimal	Hexa decimal					
CAN 0	29	1D	ICR1 <sub>3</sub>	388 <sub>H</sub>	000FFF88 <sub>H</sub>	-	-
CAN 1	30	1E	ICR1 <sub>4</sub>	384 <sub>H</sub>	000FFF84 <sub>H</sub>	-	-
FlexRay 0 <sup>*5</sup>	31	1F	ICR1 <sub>5</sub>	380 <sub>H</sub>	000FFF80 <sub>H</sub>	-	-
FlexRay 1 <sup>*5</sup>	32	20	ICR1 <sub>6</sub>	37C <sub>H</sub>	000FFF7C <sub>H</sub>	-	-
FlexRay timer 0 <sup>*5</sup>	33	21	ICR1 <sub>7</sub>	378 <sub>H</sub>	000FFF78 <sub>H</sub>	-	-
FlexRay timer 1 <sup>*5</sup>	34	22	ICR1 <sub>8</sub>	374 <sub>H</sub>	000FFF74 <sub>H</sub>	-	-
RAM diagnosis completed RAM initialization completed Error generation at RAM diagnosis Backup RAM diagnosis completed Backup RAM initialization completed Error generation at Backup RAM diagnosis	35	23	ICR1 <sub>9</sub>	370 <sub>H</sub>	000FFF70 <sub>H</sub>	-	○
Main timer/PLL timer/ PLL gear for FlexRay <sup>*5</sup> / PLL alarm for FlexRay <sup>*5</sup>	36	24	ICR2 <sub>0</sub>	36C <sub>H</sub>	000FFF6C <sub>H</sub>	20 <sup>*3</sup>	○
Clock calibration unit (CR oscillation)	37	25	ICR2 <sub>1</sub>	368 <sub>H</sub>	000FFF68 <sub>H</sub>	-	-
U/D counter 0 / 1	38	26	ICR2 <sub>2</sub>	364 <sub>H</sub>	000FFF64 <sub>H</sub>	22	○
Free-run timer 0 (0 detection) / (compare clear)	39	27	ICR2 <sub>3</sub>	360 <sub>H</sub>	000FFF60 <sub>H</sub>	23	○
Free-run timer 1 (0 detection) / (compare clear)	40	28	ICR2 <sub>4</sub>	35C <sub>H</sub>	000FFF5C <sub>H</sub>	24	○
Free-run timer 2 (0 detection) / (compare clear) PPG 0 / 1 / 2 / 3	41	29	ICR2 <sub>5</sub>	358 <sub>H</sub>	000FFF58 <sub>H</sub>	25	○
Free-run timer 3 (0 detection) / (compare clear)	42	2A	ICR2 <sub>6</sub>	354 <sub>H</sub>	000FFF54 <sub>H</sub>	26	○
Free-run timer 4 (0 detection) / (compare clear)	43	2B	ICR2 <sub>7</sub>	350 <sub>H</sub>	000FFF50 <sub>H</sub>	27	○
Free-run timer 5 (0 detection) / (compare clear) PPG 4 / 5	44	2C	ICR2 <sub>8</sub>	34C <sub>H</sub>	000FFF4C <sub>H</sub>	28	○
ICU 0 (fetching) / ICU 1 (fetching)	45	2D	ICR2 <sub>9</sub>	348 <sub>H</sub>	000FFF48 <sub>H</sub>	29	○
ICU 2 (fetching) / ICU 3 (fetching)	46	2E	ICR3 <sub>0</sub>	344 <sub>H</sub>	000FFF44 <sub>H</sub>	30	○
*4	47	2F	ICR3 <sub>1</sub>	340 <sub>H</sub>	000FFF40 <sub>H</sub>	-	-
*4	48	30	ICR3 <sub>2</sub>	33C <sub>H</sub>	000FFF3C <sub>H</sub>	-	-
OCU 0 (match) / OCU 1 (match)	49	31	ICR3 <sub>3</sub>	338 <sub>H</sub>	000FFF38 <sub>H</sub>	33	○
OCU 2 (match) / OCU 3 (match)	50	32	ICR3 <sub>4</sub>	334 <sub>H</sub>	000FFF34 <sub>H</sub>	34	○
OCU 4 (match) / OCU 5 (match)	51	33	ICR3 <sub>5</sub>	330 <sub>H</sub>	000FFF30 <sub>H</sub>	35	○
OCU 6 (match) / OCU 7 (match)	52	34	ICR3 <sub>6</sub>	32C <sub>H</sub>	000FFF2C <sub>H</sub>	36	○
OCU 8 (match) / OCU 9 (match)	53	35	ICR3 <sub>7</sub>	328 <sub>H</sub>	000FFF28 <sub>H</sub>	37	○
OCU 10 (match) / OCU 11 (match)	54	36	ICR3 <sub>8</sub>	324 <sub>H</sub>	000FFF24 <sub>H</sub>	38	○

Interrupt factor	Interrupt number		Interrupt level	Offset	TBR default address	RN <sup>*1</sup>	Interrupt request batch read target
	Decimal	Hexa decimal					
WG dead timer underflow 0 / 1 / 2 WG dead timer reload 0 / 1 / 2 WG DTTI 0	55	37	ICR3 <sub>9</sub>	320 <sub>H</sub>	000FFF20 <sub>H</sub>	39	○
WG dead timer underflow 3 / 4 / 5 WG dead timer reload 3 / 4 / 5 WG DTTI 1	56	38	ICR4 <sub>0</sub>	31C <sub>H</sub>	000FFF1C <sub>H</sub>	40	○
AD converter 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7	57	39	ICR4 <sub>1</sub>	318 <sub>H</sub>	000FFF18 <sub>H</sub>	41	○
AD converter 8 / 9 / 10 / 11 / 12 / 13 / 14	58	3A	ICR4 <sub>2</sub>	314 <sub>H</sub>	000FFF14 <sub>H</sub>	42	○
AD converter 16 / 17 / 18 / 19 / 20 / 21 / 22 / 23	59	3B	ICR4 <sub>3</sub>	310 <sub>H</sub>	000FFF10 <sub>H</sub>	43	○
Base timer 0 IRQ 0/ base timer 0 IRQ 1	60	3C	ICR4 <sub>4</sub>	30C <sub>H</sub>	000FFF0C <sub>H</sub>	44	○
Base timer 1 IRQ 0/ base timer 1 IRQ 1	61	3D	ICR4 <sub>5</sub>	308 <sub>H</sub>	000FFF08 <sub>H</sub>	45	○
DMAC 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7	62	3E	ICR4 <sub>6</sub>	304 <sub>H</sub>	000FFF04 <sub>H</sub>	-	○
Delay interrupt	63	3F	ICR4 <sub>7</sub>	300 <sub>H</sub>	000FFF00 <sub>H</sub>	-	-
System reserved	64	40	-	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	-	-
System reserved	65	41	-	2F8 <sub>H</sub>	000FFE8 <sub>H</sub>	-	-
Used with the INT instruction.	66	42	-	2F4 <sub>H</sub>	000FFE4 <sub>H</sub>	-	-
	 255	 FF		000 <sub>H</sub>	000FFC00 <sub>H</sub>		

\*1 :Does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (resource number) is assigned.

\*2 :The multi-function serial interface status does not support DMA transfer caused by I<sup>2</sup>C reception.

\*3 : "PLL gear for FlexRay" and "PLL alarm for FlexRay" do not support DMA transfer.

\*4 :For MB91F583AM/F584AM/F585AM, the interrupt vectors are unused.

\*5 :For FlexRay, the MB91F583AMG/F584AMG/F585AMG/F583AMJ/F584AMJ/F585AMJ have corresponding functions.

**■ MB91F583AS/F584AS/F585AS**

Interrupt factor	Interrupt number		Interrupt level	Offset	TBR default address	RN*1	Interrupt request batch read target
	Decimal	Hexa decimal					
Reset	0	00	-	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	-	-
System reserved	1	01	-	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	-	-
System reserved	2	02	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-	-
System reserved	3	03	-	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	-	-
System reserved	4	04	-	3EC <sub>H</sub>	000FFFE <sub>C</sub>	-	-
FPU exception	5	05	-	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	-	-
Instruction access protection violation exception	6	06	-	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	-	-
Data access protection violation exception	7	07	-	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	-	-
Data access error interrupts	8	08	-	3DC <sub>H</sub>	000FFFD <sub>C</sub>	-	-
INTE instruction	9	09	-	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	-	-
Instruction break	10	0A	-	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	-	-
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	-	-
System reserved	12	0C	-	3CC <sub>H</sub>	000FFFC <sub>C</sub>	-	-
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	-	-
Exception of invalid instruction	14	0E	-	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	-	-
NMI request Error generation at internal bus diagnosis RAM double-bit error Backup RAM double-bit error	15	0F	15(F <sub>H</sub> ) ) Fixed	3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	-	○
External interrupt 0-6	16	10	ICR0 0	3BC <sub>H</sub>	000FFFB <sub>C</sub>	0	-
Reload timer 0 / 1	17	11	ICR0 1	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	1	○
Reload timer 2 / 3	18	12	ICR0 2	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2	○
Multifunction serial interface ch.0 (reception completed)/ Multifunction serial interface ch.0 (status)	19	13	ICR0 3	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3 <sup>-2</sup>	○
Multifunction serial interface ch.0 (transmission completed)	20	14	ICR0 4	3AC <sub>H</sub>	000FFFA <sub>C</sub>	4	-
Multifunction serial interface ch.1 (reception completed)/ Multifunction serial interface ch.1 (status)	21	15	ICR0 5	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5 <sup>-2</sup>	○
Multifunction serial interface ch.1 (transmission completed)	22	16	ICR0 6	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	6	-
*4	23	17	ICR0 7	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	-	-
*4	24	18	ICR0 8	39C <sub>H</sub>	000FFF9 <sub>C</sub>	-	-
*4	25	19	ICR0 9	398 <sub>H</sub>	000FFF98 <sub>H</sub>	-	-



Interrupt factor	Interrupt number		Interrupt level	Offset	TBR default address	RN*1	Interrupt request batch read target
	Decimal	Hexa decimal					
*4	26	1A	ICR1 0	394 <sub>H</sub>	000FFF94 <sub>H</sub>	-	-
*4	27	1B	ICR1 1	390 <sub>H</sub>	000FFF90 <sub>H</sub>	-	-
*4	28	1C	ICR1 2	38C <sub>H</sub>	000FFF8C <sub>H</sub>	-	-
CAN 0	29	1D	ICR1 3	388 <sub>H</sub>	000FFF88 <sub>H</sub>	-	-
*4	30	1E	ICR1 4	384 <sub>H</sub>	000FFF84 <sub>H</sub>	-	-
FlexRay 0 <sup>*5</sup>	31	1F	ICR1 5	380 <sub>H</sub>	000FFF80 <sub>H</sub>	-	-
FlexRay 1 <sup>*5</sup>	32	20	ICR1 6	37C <sub>H</sub>	000FFF7C <sub>H</sub>	-	-
FlexRay timer 0 <sup>*5</sup>	33	21	ICR1 7	378 <sub>H</sub>	000FFF78 <sub>H</sub>	-	-
FlexRay timer 1 <sup>*5</sup>	34	22	ICR1 8	374 <sub>H</sub>	000FFF74 <sub>H</sub>	-	-
RAM diagnosis completed RAM initialization completed Error generation at RAM diagnosis Backup RAM diagnosis completed Backup RAM initialization completed Error generation at Backup RAM diagnosis	35	23	ICR1 9	370 <sub>H</sub>	000FFF70 <sub>H</sub>	-	○
Main timer/PLL timer/ PLL gear for FlexRay <sup>*5</sup> / PLL alarm for FlexRay <sup>*5</sup>	36	24	ICR2 0	36C <sub>H</sub>	000FFF6C <sub>H</sub>	20 <sup>*3</sup>	○
Clock calibration unit (CR oscillation)	37	25	ICR2 1	368 <sub>H</sub>	000FFF68 <sub>H</sub>	-	-
U/D counter 0 / 1	38	26	ICR2 2	364 <sub>H</sub>	000FFF64 <sub>H</sub>	22	○
Free-run timer 0 (0 detection) / (compare clear)	39	27	ICR2 3	360 <sub>H</sub>	000FFF60 <sub>H</sub>	23	○
Free-run timer 1 (0 detection) / (compare clear)	40	28	ICR2 4	35C <sub>H</sub>	000FFF5C <sub>H</sub>	24	○
Free-run timer 2 (0 detection) / (compare clear) PPG 0 / 1 / 2 / 3	41	29	ICR2 5	358 <sub>H</sub>	000FFF58 <sub>H</sub>	25	○
Free-run timer 3 (0 detection) / (compare clear)	42	2A	ICR2 6	354 <sub>H</sub>	000FFF54 <sub>H</sub>	26	○
Free-run timer 4 (0 detection) / (compare clear)	43	2B	ICR2 7	350 <sub>H</sub>	000FFF50 <sub>H</sub>	27	○
Free-run timer 5 (0 detection) / (compare clear) PPG 4 / 5	44	2C	ICR2 8	34C <sub>H</sub>	000FFF4C <sub>H</sub>	28	○

Interrupt factor	Interrupt number		Interrupt level	Offset	TBR default address	RN*1	Interrupt request batch read target
	Decimal	Hexa decimal					
ICU 0 (fetching) / ICU 1 (fetching)	45	2D	ICR2 <sub>9</sub>	348 <sub>H</sub>	000FFF48 <sub>H</sub>	29	○
ICU 2 (fetching) / ICU 3 (fetching)	46	2E	ICR3 <sub>0</sub>	344 <sub>H</sub>	000FFF44 <sub>H</sub>	30	○
*4	47	2F	ICR3 <sub>1</sub>	340 <sub>H</sub>	000FFF40 <sub>H</sub>	-	-
*4	48	30	ICR3 <sub>2</sub>	33C <sub>H</sub>	000FFF3C <sub>H</sub>	-	-
OCU 0 (match) / OCU 1 (match)	49	31	ICR3 <sub>3</sub>	338 <sub>H</sub>	000FFF38 <sub>H</sub>	33	○
OCU 2 (match) / OCU 3 (match)	50	32	ICR3 <sub>4</sub>	334 <sub>H</sub>	000FFF34 <sub>H</sub>	34	○
OCU 4 (match) / OCU 5 (match)	51	33	ICR3 <sub>5</sub>	330 <sub>H</sub>	000FFF30 <sub>H</sub>	35	○
OCU 6 (match) / OCU 7 (match)	52	34	ICR3 <sub>6</sub>	32C <sub>H</sub>	000FFF2C <sub>H</sub>	36	○
OCU 8 (match) / OCU 9 (match)	53	35	ICR3 <sub>7</sub>	328 <sub>H</sub>	000FFF28 <sub>H</sub>	37	○
OCU 10 (match) / OCU 11 (match)	54	36	ICR3 <sub>8</sub>	324 <sub>H</sub>	000FFF24 <sub>H</sub>	38	○
WG dead timer underflow 0 / 1 / 2 WG dead timer reload 0 / 1 / 2 WG DTTI 0	55	37	ICR3 <sub>9</sub>	320 <sub>H</sub>	000FFF20 <sub>H</sub>	39	○
WG dead timer underflow 3 / 4 / 5 WG dead timer reload 3 / 4 / 5 WG DTTI 1	56	38	ICR4 <sub>0</sub>	31C <sub>H</sub>	000FFF1C <sub>H</sub>	40	○
AD converter 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7	57	39	ICR4 <sub>1</sub>	318 <sub>H</sub>	000FFF18 <sub>H</sub>	41	○
AD converter 8 / 9 / 10 / 11 / 12 / 13 / 14	58	3A	ICR4 <sub>2</sub>	314 <sub>H</sub>	000FFF14 <sub>H</sub>	42	○
AD converter 19 / 20	59	3B	ICR4 <sub>3</sub>	310 <sub>H</sub>	000FFF10 <sub>H</sub>	43	○
Base timer 0 IRQ 0/ base timer 0 IRQ 1	60	3C	ICR4 <sub>4</sub>	30C <sub>H</sub>	000FFF0C <sub>H</sub>	44	○
Base timer 1 IRQ 0/ base timer 1 IRQ 1	61	3D	ICR4 <sub>5</sub>	308 <sub>H</sub>	000FFF08 <sub>H</sub>	45	○
DMAC 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7	62	3E	ICR4 <sub>6</sub>	304 <sub>H</sub>	000FFF04 <sub>H</sub>	-	○
Delay interrupt	63	3F	ICR4 <sub>7</sub>	300 <sub>H</sub>	000FFF00 <sub>H</sub>	-	-
System reserved	64	40	-	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	-	-
System reserved	65	41	-	2F8 <sub>H</sub>	000FFE8 <sub>H</sub>	-	-
Used with the INT instruction.	66	42	-	2F4 <sub>H</sub>	000FFE4 <sub>H</sub>	-	-
	255	FF		000 <sub>H</sub>	000FC00 <sub>H</sub>		

\*1 :Does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (resource number) is assigned.

\*2 :The multi-function serial interface status does not support DMA transfer caused by I<sup>2</sup>C reception.

\*3 : "PLL gear for FlexRay" and "PLL alarm for FlexRay" do not support DMA transfer.

\*4 :For MB91F583AS/F584AS/F585AS, the interrupt vectors are unused.

\*5 :For FlexRay, the MB91F583ASG/F584ASG/F585ASG/F583ASJ/F584ASJ/F585ASJ have corresponding functions

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1, *2</sup>	V <sub>CC</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	
Analog power supply voltage <sup>*1, *2</sup>	AV <sub>CC</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	AV <sub>CC</sub> ≤ V <sub>CC</sub>
Analog reference voltage <sup>*1</sup>	AVRH	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	AVRH ≤ AV <sub>CC</sub>
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> -0.3	V <sub>CC</sub> +0.3	V	
Analog pin input voltage <sup>*1</sup>	V <sub>IA</sub>	V <sub>SS</sub> -0.3	V <sub>CC</sub> +0.3	V	
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> -0.3	V <sub>CC</sub> +0.3	V	
Maximum clamp current	I <sub>CLAMP</sub>	-	4	mA	*9
Total maximum clamp current	Σ I <sub>CLAMP</sub>	-	20	mA	*9
"L" level maximum output current <sup>*3</sup>	I <sub>OL1</sub>	-	7	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OL2</sub>	-	14	mA	When setting to 4mA <sup>*7</sup>
	I <sub>OL3</sub>	-	17.5	mA	When setting to 5mA <sup>*8</sup>
"L" level average output current <sup>*4</sup>	I <sub>OLAV1</sub>	-	2	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OLAV2</sub>	-	4	mA	When setting to 4mA <sup>*7</sup>
	I <sub>OLAV3</sub>	-	5	mA	When setting to 5mA <sup>*8</sup>
"L" level total output current <sup>*5</sup>	ΣI <sub>OL</sub>	-	50	mA	*6
"H" level maximum output current <sup>*3</sup>	I <sub>OH1</sub>	-	-7	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OH2</sub>	-	-14	mA	When setting to 4mA <sup>*7</sup>
	I <sub>OH3</sub>	-	-17.5	mA	When setting to 5mA <sup>*8</sup>
"H" level average output current <sup>*4</sup>	I <sub>OHAV1</sub>	-	-2	mA	When setting to 2mA <sup>*6</sup>
	I <sub>OHAV2</sub>	-	-4	mA	When setting to 4mA <sup>*7</sup>
	I <sub>OHAV3</sub>	-	-5	mA	When setting to 5mA <sup>*8</sup>
"H" level total output current <sup>*5</sup>	ΣI <sub>OH</sub>	-	-50	mA	*6
Power consumption	P <sub>D</sub>	-	690	mW	
Operating temperature	T <sub>A</sub>	-40	+125	°C	*10, *11
Storage temperature	T <sub>stg</sub>	-55	+150	°C	

\*1: These parameters are based on the condition that V<sub>SS</sub>=AV<sub>SS</sub>=0.0V.

\*2: Caution must be taken that AV<sub>CC</sub> does not exceed V<sub>CC</sub>.

\*3: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

\*4: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current × the operation ratio.

\*5: The total output current is defined as the maximum current value flowing through all of corresponding pins.

\*6: Corresponding pins: General-purpose ports


\*7: Corresponding pins: General-purpose ports of P021 to P023, P025 to P027

\*8: Corresponding pins: General-purpose ports other than those of P021 to P023, P025 to P027

\*9: • Corresponding pins: General-purpose ports

- Use the devices within recommended operating conditions.
- Use the devices with direct voltage (current).
- The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.
- The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.
- Note that when the microcontroller drive current is low, such as in the low-power consumption modes, the + B input potential can increase the potential at the Vcc pin via a protective diode, possibly affecting other devices.
- Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.
- Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
- Do not leave + B input pins open.

Sample recommended circuit



\*10: To use this product at  $T_A=125^\circ\text{C}$ , equip this on a multilayer board with four or more layers.

To equip this on a single-layer board, change the operating conditions (operating frequency, power supply voltage, etc) to use this at the power consumption  $P_D=415\text{mW}$  or lower, or use this at  $T_A=105^\circ\text{C}$  or lower.

\*11: When it is used exceeding  $T_A=125^\circ\text{C}$ , contact your sales representative.

## WARNING

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.


## 11.2 Recommended Operating Conditions

( $V_{SS} = AV_{SS} = 0.0V$ )

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{CC}$	4.5	5.5	V	Recommended operation guarantee range
	$AV_{CC}$	4.5	5.5	V	
	$V_{CC}$	3.7	5.5	V	Operation guarantee range
	$AV_{CC}$	3.7	5.5	V	
Smoothing capacitor*1	$C_S$	4.7 (tolerance within $\pm 50\%$ )		$\mu F$	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than $C_S$ as the smoothing capacitor on the VCC pin.
Operating temperature	$T_A$	-40	+125	$^{\circ}C$	*2

\*1: For connection of smoothing capacitor  $C_S$ , see the figure below.

\*2: When it is used exceeding  $T_A = 125^{\circ}C$ , contact your sales representative.



### WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions. Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

**11.3 DC Characteristics**

 (T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>= AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V <sub>IH1</sub>	P000 to P007*, P010 to P017, P020, P024, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	When CMOS schmitt input level is selected	0.7 × V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH2</sub>	P000 to P007*, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	When Automotive input level is selected	0.8 × V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH3</sub>	P021 to P023, P025 to P027	When FlexRay input level is selected	0.7 × V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH4</sub>	RSTX, NMIX	-	0.7 × V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH5</sub>	MD0, MD1	-	0.7 × V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH6</sub>	DEBUGIF	-	2.0	-	V <sub>CC</sub> +0.3	V	

\*: Only available with MB91F583AM/F584AM/F585AM

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>= AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level input voltage	V <sub>IL1</sub>	P000 to P007 <sup>*</sup> , P010 to P017, P020, P024, P030 to P037, P040 to P047, P050 to P056, P060 to P066 <sup>*</sup> , P070 to P072, P080 to P087 <sup>*</sup> , P090 to P092 <sup>*</sup> , P093, P094, P095 to P097 <sup>*</sup> , P100 to P102 <sup>*</sup>	When CMOS schmitt input level is selected	V <sub>SS</sub> -0.3	-	0.3 × V <sub>CC</sub>	V	
	V <sub>IL2</sub>	P000 to P007 <sup>*</sup> , P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P056, P060 to P066 <sup>*</sup> , P070 to P072, P080 to P087 <sup>*</sup> , P090 to P092 <sup>*</sup> , P093, P094, P095 to P097 <sup>*</sup> , P100 to P102 <sup>*</sup>	When Automotive input level is selected	V <sub>SS</sub> -0.3	-	0.5 × V <sub>CC</sub>	V	
	V <sub>IL3</sub>	P021 to P023, P025 to P027	When FlexRay input level is selected	V <sub>SS</sub> -0.3	-	0.3 × V <sub>CC</sub>	V	
	V <sub>IL4</sub>	RSTX, NMIX	-	V <sub>SS</sub> -0.3	-	0.3 × V <sub>CC</sub>	V	
	V <sub>IL5</sub>	MD0, MD1	-	V <sub>SS</sub> -0.3	-	0.3 × V <sub>CC</sub>	V	
	V <sub>IL6</sub>	DEBUGIF	-	V <sub>SS</sub> -0.3	-	0.8	V	

\*: Only available with MB91F583AM/F584AM/F585AM



(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>= AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level output voltage	V <sub>OH1</sub>	P000 to P007*, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	V <sub>CC</sub> =4.5V I <sub>OH</sub> =-2.0mA	V <sub>CC</sub> -0.5	-	V <sub>CC</sub>	V	
	V <sub>OH2</sub>	P021 to P023, P025 to P027	V <sub>CC</sub> =4.5V I <sub>OH</sub> =-4.0mA	V <sub>CC</sub> -0.5	-	V <sub>CC</sub>	V	When FlexRay is selected
	V <sub>OH3</sub>	P000 to P007*, P010 to P017, P020, P024, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	V <sub>CC</sub> =4.5V I <sub>OH</sub> =-5.0mA	V <sub>CC</sub> -0.5	-	V <sub>CC</sub>	V	

\*: Only available with MB91F583AM/F584AM/F585AM

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>= AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level output voltage	V <sub>OL1</sub>	P000 to P007*, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	V <sub>CC</sub> =4.5V I <sub>OL</sub> =2.0mA	0	-	0.4	V	
	V <sub>OL2</sub>	P021 to P023, P025 to P027	V <sub>CC</sub> =4.5V I <sub>OL</sub> =4.0mA	0	-	0.4	V	When FlexRay is selected
	V <sub>OL3</sub>	P000 to P007*, P010 to P017, P020, P024, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	V <sub>CC</sub> =4.5V I <sub>OL</sub> =5.0mA	0	-	0.4	V	
	V <sub>OL4</sub>	P040, P041, P063*, P064*, P080*, P081*, P083*, P084*	V <sub>CC</sub> =4.5V I <sub>OL</sub> =3.0mA	0	-	0.4	V	I <sup>2</sup> C shared pin (when I <sup>2</sup> C is selected)
	V <sub>OL5</sub>	DEBUGIF	V <sub>CC</sub> =2.7V I <sub>OL</sub> =25.0mA	0	-	0.25	V	

\*: Only available with MB91F583AM/F584AM/F585AM

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>= AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input Leak Current	I <sub>IL</sub>	All input pins	V <sub>CC</sub> = AV <sub>CC</sub> =5.5V V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub>	-5	-	+5	μA	
Pull-up resistance	R <sub>UP1</sub>	RSTX, NMIX	-	25	-	100	kΩ	
	R <sub>UP2</sub>	P000 to P007*, P010 to P017, P020 to P027, P030 to P037, P040 to P047, P050 to P056, P060 to P066*, P070 to P072, P080 to P087*, P090 to P092*, P093, P094, P095 to P097*, P100 to P102*	When pull-up resistance is selected	25	-	100	kΩ	
Input Capacitor	C <sub>IN</sub>	Other than V <sub>CC</sub> , V <sub>SS</sub> , AV <sub>CC</sub> , AV <sub>SS</sub> , C	-	-	5	15	pF	

\*: Only available with MB91F583AM/F584AM/F585AM

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>= AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I <sub>CC</sub>	VCC5	Normal operations F <sub>CP</sub> =128MHz, F <sub>CPM</sub> =128MHz, F <sub>CPP</sub> =32MHz	-	80	110	mA	FlexRay =ON
			F <sub>CP</sub> =128MHz, F <sub>CPM</sub> =128MHz, F <sub>CPP</sub> =32MHz	-	73	103	mA	FlexRay =OFF
			Normal operations F <sub>CP</sub> =128MHz, F <sub>CPM</sub> =32MHz, F <sub>CPP</sub> =32MHz	-	77	107	mA	FlexRay =ON
			F <sub>CP</sub> =128MHz, F <sub>CPM</sub> =32MHz, F <sub>CPP</sub> =32MHz	-	70	100	mA	FlexRay =OFF
			Normal operations F <sub>CP</sub> =80MHz, F <sub>CPM</sub> =80MHz, F <sub>CPP</sub> =40MHz	-	62	89	mA	FlexRay =ON
			F <sub>CP</sub> =80MHz, F <sub>CPM</sub> =80MHz, F <sub>CPP</sub> =40MHz	-	57	85	mA	FlexRay =OFF
			Normal operations F <sub>CP</sub> =80MHz, F <sub>CPM</sub> =40MHz, F <sub>CPP</sub> =40MHz	-	61	88	mA	FlexRay =ON
			F <sub>CP</sub> =80MHz, F <sub>CPM</sub> =40MHz, F <sub>CPP</sub> =40MHz	-	56	84	mA	FlexRay =OFF
			Flash write F <sub>CP</sub> =128MHz, F <sub>CPM</sub> =128MHz, F <sub>CPP</sub> =32MHz	-	95	125	mA	*
			Flash erase F <sub>CP</sub> =128MHz, F <sub>CPM</sub> =128MHz, F <sub>CPP</sub> =32MHz	-	95	125	mA	*

\*: This series has 2 types of flash; main flash and WorkFlash; however, this is the specification when only one of those is written/erased.

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>= AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I <sub>CCS</sub>	VCC5	CPU sleep F <sub>CP</sub> =128MHz, F <sub>CPm</sub> =128MHz, F <sub>CPP</sub> =32MHz	-	41	66	mA	*1, *2, *3, *4
	I <sub>CCBS</sub>		Bus sleep F <sub>CP</sub> =128MHz, F <sub>CPm</sub> =128MHz, F <sub>CPP</sub> =32MHz	-	19	45	mA	*1, *2, *3, *4
	I <sub>CCCT</sub>		Clock mode 4MHz source oscillation	-	1.2	1.8	mA	When using external clock*5 T <sub>A</sub> =25°C, *1, *2, *3, *4
				-	2.7	3.3	mA	When using crystal T <sub>A</sub> =25°C, *1, *2, *3, *4
	I <sub>CCTS</sub>		Clock mode shutdown 4MHz source oscillation	-	0.3	0.4	mA	When using external clock*5 T <sub>A</sub> =25°C, *1, *2
				-	1.8	1.9	mA	When using crystal T <sub>A</sub> =25°C, *1, *2
				-	0.7	0.8	mA	When using external clock*5 T <sub>A</sub> =25°C, *3, *4
				-	2.2	2.3	mA	When using crystal T <sub>A</sub> =25°C, *3, *4
	I <sub>CCCH</sub>		STOP mode	-	0.6	1.1	mA	T <sub>A</sub> =25°C, *1, *2
				-	1.0	1.6	mA	T <sub>A</sub> =25°C, *3, *4
	I <sub>CCHS</sub>		STOP mode shutdown	-	0.1	0.2	mA	T <sub>A</sub> =25°C, *1, *2
				-	0.5	0.6	mA	T <sub>A</sub> =25°C, *3, *4

\*1:MB91F583AMG/F584AMG/F585AMG/F583AMH/F584AMH/F585AMH

\*2:MB91F583ASG/F584ASG/F585ASG/F583ASH/F584ASH/F585ASH

\*3:MB91F583AMJ/F584AMJ/F585AMJ/F583AMK/F584AMK/F585AMK

\*4:MB91F583ASJ/F584ASJ/F585ASJ/F583ASK/F584ASK/F585ASK

\*5: The power supply current is the current value when the external clock is supplied from the X1 pin. Note that the power supply current value when using the external clock is different from that using the oscillator.


**11.4 AC Characteristics**

**11.4.1 Main Clock Timing**

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)


Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Source oscillation clock frequency	F <sub>C</sub>	X0, X1	-	4	-	20	MHz	
Source oscillation clock cycle time	t <sub>CYL</sub>	X0, X1	-	50	-	250	ns	
Internal operating clock frequency	F <sub>CP</sub>	-	-	-	-	128	MHz	CPU clock
	F <sub>CPP</sub>	-	-	-	-	40	MHz	Peripheral bus clock
	F <sub>CPM</sub>	-	-	-	-	128	MHz	Motor clock
Internal operating clock cycle time	t <sub>CP</sub>	-	-	7.82	-	-	ns	CPU clock
	t <sub>CPP</sub>	-	-	25	-	-	ns	Peripheral bus clock
	t <sub>CPM</sub>	-	-	7.82	-	-	ns	Motor clock
CAN PLL jitter (during lock)	t <sub>PJ</sub>	-	-	-10	-	+10	ns	
Built-in CR oscillation frequency	F <sub>CCR</sub>	-	-	50	100	150	kHz	

\*: The maximum/minimum value is defined when using the main clock and PLL clock.




■ CAN PLL jitter

Deviation time from the ideal clock is assured per cycle out of 20, 000 cycles.



■ Guaranteed operation range

Internal operation clock frequency vs. Power supply voltage




Note: The CPU will be reset at the power supply voltage of the low-voltage detection setting voltage or less.

Oscillation clock frequency vs. Internal operation clock frequency

		Internal operation clock frequency								
		Main clock	PLL clock							
			Multiplied by 1	Multiplied by 2	Multiplied by 3	Multiplied by 4	...	Multiplied by 20	...	Multiplied by 32
Oscillation clock frequency	4MHz	2MHz	4MHz	8MHz	12MHz	16MHz	...	80MHz	...	128MHz

● Example of oscillation circuit




Note: If it is impossible to start the oscillation within or equal to 20ms when starting from the oscillation stop state, the clock supervisor performs a detection of oscillation stop and moves to the fail safe operation.

Design your print circuit board so that the oscillator can start oscillation within 20ms. In addition, when configuring the oscillator circuit, it is recommended to ask matching evaluation of the circuit to oscillator manufacturers for the design.



AC characteristics are specified by the following measurement reference voltage values.





## 11.4.2 Reset input

(T<sub>A</sub>: Recommended operating conditions, V<sub>cc</sub> = 5.0V±10%, V<sub>ss</sub>=AV<sub>ss</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t <sub>RSTL</sub>	RSTX	-	10	-	μs	During normal operation
				Oscillation time of oscillator +0.1	-	ms	At Stop mode
				100	-	μs	At Clock mode
Reset input removal width				1	-	μs	

\*: The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μs and several ms, and for an external clock, the time is 0 ms.





### 11.4.3 Power-on Conditions

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Level detection voltage	-	VCC5	-	2.024	2.200	2.376	V	When turning on power
Level detection hysteresis width	-	VCC5	-	-	100	-	mV	During voltage drop
Level detection time	-	-	-	-	-	30	μs	*1
Slope detection undetected standard	-	VCC5	V <sub>CC</sub> =level detection release level	-	-	4	mV/μs	*2
Power off time	t <sub>OFF</sub>	VCC5	-	50	-	-	ms	*3

\*1: If the fluctuation of the power supply is faster than the low-voltage detection time, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

\*2: When setting the power supply fluctuation to this standard or less, it is possible to suppress the slope detection. This is the standard when the power supply fluctuation is stable.

\*3: This time is to start the slope detection at next power on after power down and internal charge loss.

**11.4.4 Multi-function Serial CSIO timing (SMR:MD2-0="010"b)**



Normal synchronous transfer (SCR:SPI=0) and serial clock output signal detect level "H" (SMR:SCINV=0)

 (T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup>	Master mode C <sub>L</sub> =50pF	4t <sub>CPP</sub>	-	ns	
SCK ↓ ⇒ SOT delay time	t <sub>SLOVI</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup> , SOT0_0, SOT0_1 <sup>*</sup> , SOT1, SOT2 <sup>*</sup> , SOT3 <sup>*</sup>		-30	+30	ns	
Valid SIN ⇒ SCK ↑ setup time	t <sub>IVSHI</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup> , SINO_0, SINO_1 <sup>*</sup> , SIN1, SIN2, SIN3 <sup>*</sup>		30	-	ns	
SCK ↑ ⇒ Valid SIN hold time	t <sub>SHIXI</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup> , SINO_0, SINO_1 <sup>*</sup> , SIN1, SIN2, SIN3 <sup>*</sup>		0	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup>	Slave mode C <sub>L</sub> =50pF	t <sub>CPP</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>			2t <sub>CPP</sub> -10	-	ns	
SCK ↓ ⇒ SOT delay time	t <sub>SLOVE</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup> , SOT0_0, SOT0_1 <sup>*</sup> , SOT1, SOT2 <sup>*</sup> , SOT3 <sup>*</sup>		-	30	ns	
Valid SIN ⇒ SCK ↑ setup time	t <sub>IVSHE</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup> , SINO_0, SINO_1 <sup>*</sup> , SIN1, SIN2, SIN3 <sup>*</sup>		10	-	ns	
SCK ↑ ⇒ Valid SIN hold time	t <sub>SHIXE</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup> , SINO_0, SINO_1 <sup>*</sup> , SIN1, SIN2, SIN3 <sup>*</sup>		20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup>		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0_0, SCK0_1 <sup>*</sup> , SCK1, SCK2 <sup>*</sup> , SCK3 <sup>*</sup>		-	5	ns	

\*: Only available with MB91F583AM/F584AM/F585AM

- Notes:
- This is the AC characteristic in CLK synchronized mode.
  - C<sub>L</sub> is the load capacitance applied to pins during testing.
  - The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.



Normal synchronous transfer (SCR:SPI=0) and serial clock output signal detect level "L" (SMR:SCINV=1)



(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	Master mode C <sub>L</sub> =50pF	4t <sub>CPP</sub>	-	ns	
SCK ↑ ⇒ SOT delay time	t <sub>SHOVI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		-30	+30	ns	
Valid SIN ⇒ SCK ↓ setup time	t <sub>IVSLI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		30	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t <sub>SLIXI</sub>			0	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	Slave mode C <sub>L</sub> =50pF	t <sub>CPP</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>			2t <sub>CPP</sub> -10	-	ns	
SCK ↑ ⇒ SOT delay time	t <sub>SHOVE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		-	30	ns	
Valid SIN ⇒ SCK ↓ setup time	t <sub>IVSLE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		10	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t <sub>SLIXE</sub>			20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		-	5	ns	

\*: Only available with MB91F583AM/F584AM/F585AM

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.





SPI compatible (SCR:SPI=1) and serial clock output signal detect level "H" (SMR:SCINV=0)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10% , V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	Master mode C <sub>L</sub> =50pF	4t <sub>CPP</sub>	-	ns	
SCK ↑ ⇒ SOT delay time	t <sub>SHOVI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		-30	+30	ns	
Valid SIN ⇒ SCK ↓ setup time	t <sub>IVSLI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		30	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t <sub>SLIXI</sub>	SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		0	-	ns	
SOT ⇒ SCK ↓ delay time	t <sub>SOVLI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		2t <sub>CPP</sub> -30	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	Slave mode C <sub>L</sub> =50pF	t <sub>CPP</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>			2t <sub>CPP</sub> -10	-	ns	
SCK ↑ ⇒ SOT delay time	t <sub>SHOVE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		-	30	ns	
Valid SIN ⇒ SCK ↓ setup time	t <sub>IVSLE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		10	-	ns	
SCK ↓ ⇒ Valid SIN hold time	t <sub>SLIXE</sub>	SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		-	5	ns	

\*: Only available with MB91F583AM/F584AM/F585AM

- Notes:
- This is the AC characteristic in CLK synchronized mode.
  - C<sub>L</sub> is the load capacitance applied to pins during testing.
  - The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.





SPI compatible (SCR:SPI=1) and serial clock output signal detect level "L" (SMR:SCINV=1)



(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	Master mode C <sub>L</sub> =50pF	4t <sub>CPP</sub>	-	ns	
SCK ↓ ⇒ SOT delay time	t <sub>SLOVI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		-30	+30	ns	
Valid SIN ⇒ SCK ↑ setup time	t <sub>IVSHI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		30	-	ns	
SCK ↑ ⇒ Valid SIN hold time	t <sub>SHIXI</sub>	SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		0	-	ns	
SOT ⇒ SCK ↑ delay time	t <sub>SOVHI</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		2t <sub>CPP</sub> -30	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	Slave mode C <sub>L</sub> =50pF	t <sub>CPP</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>			2t <sub>CPP</sub> -10	-	ns	
SCK ↓ ⇒ SOT delay time	t <sub>SLOVE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SOT0_0, SOT0_1*, SOT1, SOT2*, SOT3*		-	30	ns	
Valid SIN ⇒ SCK ↑ setup time	t <sub>IVSHE</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*, SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		10	-	ns	
SCK ↑ ⇒ Valid SIN hold time	t <sub>SHIXE</sub>	SIN0_0, SIN0_1*, SIN1, SIN2*, SIN3*		20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*		-	5	ns	

\*: Only available with MB91F583AM/F584AM/F585AM

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.



When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "H" (SMR:SCINV=0)
- Serial chip select inactive level "H" (SCSCR:CSLVL=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ ⇒ SCK ↓ setup time	t <sub>CSSU</sub>	SCK1, SCK2 <sup>*4</sup> , SCK3 <sup>*4</sup> ,	Master mode C <sub>L</sub> =50pF	t <sub>CSSU</sub> <sup>*1</sup> +0	t <sub>CSSU</sub> <sup>*1</sup> +50	ns	
SCK ↑ ⇒ SCS ↑ hold time	t <sub>CSDI</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		t <sub>CSDI</sub> <sup>*2</sup> -50	t <sub>CSDI</sub> <sup>*2</sup> +0	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		-50+5t <sub>CPP</sub> <sup>*3</sup> +t <sub>CSDS</sub>	+50+5t <sub>CPP</sub> <sup>*3</sup> +t <sub>CSDS</sub>	ns	
SCS ↓ ⇒ SCK ↓ setup time	t <sub>CSSU</sub>	SCK1, SCK2 <sup>*4</sup> , SCK3 <sup>*4</sup> ,	Slave mode C <sub>L</sub> =50pF	3t <sub>CPP</sub> +30	-	ns	
SCK ↑ ⇒ SCS ↑ hold time	t <sub>CSDI</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		0	-	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		3t <sub>CPP</sub> +30	-	ns	
SCS ↓ ⇒ SOT delay time	t <sub>DSE</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup> ,		-	40	ns	
SCS ↑ ⇒ SOT delay time	t <sub>DEE</sub>	SOT1, SOT2 <sup>*4</sup> , SOT3 <sup>*4</sup>		0	-	ns	

\*1: t<sub>CSSU</sub> =SCSTR:CSSU7-0 × Serial chip select timing operation clock

\*2: t<sub>CSDI</sub>=SCSTR:CSHD7-0 × Serial chip select timing operation clock



\*3: t<sub>CSDS</sub>=SCSTR:CSDS15-0 × Serial chip select timing operation clock

\*4: Only available with MB91F583AM/F584AM/F585AM

For details of \*1, \*2 and \*3 above, see Hardware Manual.

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.



When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "L" (SMR:SCINV=1)
- Serial chip select inactive level "H" (SCSCR:CSLVL=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AVSS=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ ⇒ SCK ↑ setup time	t <sub>CSSU</sub>	SCK1, SCK2 <sup>*4</sup> , SCK3 <sup>*4</sup> ,	Master mode C <sub>L</sub> =50pF	t <sub>CSSU</sub> <sup>*1</sup> +0	t <sub>CSSU</sub> <sup>*1</sup> +50	ns	
SCK ↓ ⇒ SCS ↑ hold time	t <sub>CSDH</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		t <sub>CSDH</sub> <sup>*2</sup> -50	t <sub>CSDH</sub> <sup>*2</sup> +0	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		-50+5t <sub>CPP</sub> <sup>*3</sup> +t <sub>CSDS</sub>	+50+5t <sub>CPP</sub> <sup>*3</sup> +t <sub>CSDS</sub>	ns	
SCS ↓ ⇒ SCK ↑ setup time	t <sub>CSSS</sub>	SCK1, SCK2 <sup>*4</sup> , SCK3 <sup>*4</sup> ,	Slave mode C <sub>L</sub> =50pF	3t <sub>CPP</sub> +30	-	ns	
SCK ↓ ⇒ SCS ↑ hold time	t <sub>CSDS</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		0	-	ns	
SCS deselect time	t <sub>CSDS</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		3t <sub>CPP</sub> +30	-	ns	
SCS ↓ ⇒ SOT delay time	t <sub>DSE</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup> ,		-	40	ns	
SCS ↑ ⇒ SOT delay time	t <sub>DEE</sub>	SOT1, SOT2 <sup>*4</sup> , SOT3 <sup>*4</sup>		0	-	ns	

\*1: t<sub>CSSU</sub> = SCSTR:CSSU7-0 × Serial chip select timing operation clock

\*2: t<sub>CSDH</sub> = SCSTR:CSDH7-0 × Serial chip select timing operation clock



\*3: t<sub>CSDS</sub> = SCSTR:CSDS15-0 × Serial chip select timing operation clock

\*4: Only available with MB91F583AM/F584AM/F585AM

For details of \*1, \*2 and \*3 above, see Hardware Manual.

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.



When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "H" (SMR:SCINV=0)
- Serial chip select inactive level "L" (SCSCR:CSLVL=0)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> = 5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↑ ⇒ SCK ↓ setup time	t <sub>CSSU</sub>	SCK1, SCK2 <sup>*4</sup> , SCK3 <sup>*4</sup> ,	Master mode C <sub>L</sub> =50pF	t <sub>CSSU</sub> <sup>*1</sup> +0	t <sub>CSSU</sub> <sup>*1</sup> +50	ns	
SCK ↑ ⇒ SCS ↓ hold time	t <sub>CSDI</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		t <sub>CSDI</sub> <sup>*2</sup> -50	t <sub>CSDI</sub> <sup>*2</sup> +0	ns	
SCS deselect time	t <sub>CSDS</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		-50+5t <sub>CPP</sub> <sup>*3</sup> +t <sub>CSDS</sub>	+50+5t <sub>CPP</sub> <sup>*3</sup> +t <sub>CSDS</sub>	ns	
SCS ↑ ⇒ SCK ↓ setup time	t <sub>CSSS</sub>	SCK1, SCK2 <sup>*4</sup> , SCK3 <sup>*4</sup> ,	Slave mode C <sub>L</sub> =50pF	3t <sub>CPP</sub> +30	-	ns	
SCK ↑ ⇒ SCS ↓ hold time	t <sub>CSDS</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		0	-	ns	
SCS deselect time	t <sub>CSDS</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		3t <sub>CPP</sub> +30	-	ns	
SCS ↑ ⇒ SOT delay time	t <sub>DSE</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup> , SOT1, SOT2 <sup>*4</sup> ,		-	40	ns	
SCS ↓ ⇒ SOT delay time	t <sub>DEE</sub>	SOT3 <sup>*4</sup>		0	-	ns	

\*1: t<sub>CSSU</sub> = SCSTR:CSSU7-0 × Serial chip select timing operation clock

\*2: t<sub>CSDI</sub> = SCSTR:CSHD7-0 × Serial chip select timing operation clock



\*3: t<sub>CSDS</sub> = SCSTR:CSDS15-0 × Serial chip select timing operation clock

\*4: Only available with MB91F583AM/F584AM/F585AM

For details of \*1, \*2 and \*3 above, see Hardware Manual.

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.





When the serial chip select is used (SCSCR:CSEN=1)

- Serial clock output signal detect level "L" (SMR:SCINV=1)
- Serial chip select inactive level "L" (SCSCR:CSLVL=0)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↑ ⇒ SCK ↑ setup time	t <sub>CSSU</sub>	SCK1, SCK2 <sup>*4</sup> , SCK3 <sup>*4</sup> ,	Master mode C <sub>L</sub> =50pF	t <sub>CSSU</sub> <sup>*1</sup> +0	t <sub>CSSU</sub> <sup>*1</sup> +50	ns	
SCK ↓ ⇒ SCS ↓ hold time	t <sub>CSDH</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		t <sub>CSDH</sub> <sup>*2</sup> -50	t <sub>CSDH</sub> <sup>*2</sup> +0	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		-50+5t <sub>CPP</sub> <sup>*3</sup> +t <sub>CSDS</sub>	+50+5t <sub>CPP</sub> <sup>*3</sup> +t <sub>CSDS</sub>	ns	
SCS ↑ ⇒ SCK ↑ setup time	t <sub>CSSS</sub>	SCK1, SCK2 <sup>*4</sup> , SCK3 <sup>*4</sup> ,	Slave mode C <sub>L</sub> =50pF	3t <sub>CPP</sub> +30	-	ns	
SCK ↓ ⇒ SCS ↓ hold time	t <sub>CSDS</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		0	-	ns	
SCS deselect time	t <sub>CSDS</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup>		3t <sub>CPP</sub> +30	-	ns	
SCS ↑ ⇒ SOT delay time	t <sub>DSE</sub>	SCS1, SCS2 <sup>*4</sup> , SCS3 <sup>*4</sup> , SOT1, SOT2 <sup>*4</sup> ,		-	40	ns	
SCS ↓ ⇒ SOT delay time	t <sub>DEE</sub>	SOT3 <sup>*4</sup>		0	-	ns	

\*1: t<sub>CSSU</sub> =SCSTR:CSSU7-0 × Serial chip select timing operation clock

\*2: t<sub>CSDH</sub>=SCSTR:CSHD7-0 × Serial chip select timing operation clock



\*3: t<sub>CSDS</sub>=SCSTR:CSDS15-0 × Serial chip select timing operation clock

\*4: Only available with MB91F583AM/F584AM/F585AM

For details of \*1, \*2 and \*3 above, see Hardware Manual.

Notes:

- This is the AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operation clock used and other parameters. See Hardware Manual for details.




## UART (Async Serial Interface) timing (SMR:MD2-0="000"b, "001"b)

When the external clock is selected (BGR:EXT=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	C <sub>L</sub> =50pF	t <sub>CPP+10</sub>	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>			t <sub>CPP+10</sub>	-	ns	
SCK fall time	t <sub>F</sub>			-	5	ns	
SCK rise time	t <sub>R</sub>			-	5	ns	

\*: Only available with MB91F583AM/F584AM/F585AM




## LIN interface (v2.1)( LIN Communication Control Interface (v2.1) timing (SMR:MD2-0="011"b)

When the external clock is selected (BGR:EXT=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0_0, SCK0_1*, SCK1, SCK2*, SCK3*	C <sub>L</sub> =50pF	t <sub>CPP+10</sub>	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>			t <sub>CPP+10</sub>	-	ns	
SCK fall time	t <sub>F</sub>			-	5	ns	
SCK rise time	t <sub>R</sub>			-	5	ns	

\*: Only available with MB91F583AM/F584AM/F585AM



**I<sup>2</sup>C timing (SMR:MD2-0="100"b)**

 (T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Standard mode		High-speed mode <sup>*3</sup>		Unit	Remarks
				Min	Max	Min	Max		
SCL clock frequency	f <sub>SCL</sub>	SCK0_0, SCK0_1 <sup>*5</sup> , SCK2 <sup>*5</sup> , SCK3 <sup>*5</sup> (SCL)	C <sub>L</sub> =50pF R=(V <sub>P</sub> /I <sub>OL</sub> ) <sup>*1</sup>	0	100	0	400	kHz	
"Repeat START condition" hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>	SCK0_0, SCK0_1 <sup>*5</sup> , SCK2 <sup>*5</sup> , SCK3 <sup>*5</sup> (SCL)  SOT0_0, SOT0_1 <sup>*5</sup> , SOT2 <sup>*5</sup> , SOT3 <sup>*5</sup> (SDA)		4.0	-	0.6	-	μs	
"L" width for SCL clock	t <sub>LOW</sub>	SCK0_0, SCK0_1 <sup>*5</sup> , SCK2 <sup>*5</sup> , SCK3 <sup>*5</sup> (SCL)		4.7	-	1.3	-	μs	
"H" width for SCL clock	t <sub>HIGH</sub>	(SCL)		4.0	-	0.6	-	μs	
"Repeat START condition" setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>	SCK0_0, SCK0_1 <sup>*5</sup> , SCK2 <sup>*5</sup> , SCK3 <sup>*5</sup> (SCL)		4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>	(SCL)		0	3.45 <sup>*2</sup>	0	0.90 <sup>*3</sup>	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>	SOT0_0, SOT0_1 <sup>*5</sup> , SOT2 <sup>*5</sup> , SOT3 <sup>*5</sup> (SDA)		250	-	100	-	ns	
"STOP condition" setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>	(SDA)		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t <sub>BUF</sub>	-		4.7	-	1.3	-	μs	
Noise filter	t <sub>SP</sub>	-		2t <sub>CPP</sub> <sup>*4</sup>	-	2t <sub>CPP</sub> <sup>*4</sup>	-	ns	


\*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively. V<sub>P</sub> shows that the power supply voltage of the pull-up resistor and I<sub>OL</sub> shows the V<sub>OL</sub> guarantee current.

\*2: The maximum t<sub>HDDAT</sub> only has to be met if the device does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*3: A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns".

\*4: t<sub>CPP</sub> is the peripheral clock cycle time. Adjust the clock of the peripheral bus to 8MHz or more when using I<sup>2</sup>C.


\*5: Only available with MB91F583AM/F584AM/F585AM



### 11.4.5 Timer Input Timing

( $T_A$ : Recommended operating conditions,  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$ , $t_{TIWL}$	TIN0 to TIN3, IN0 to IN3, FRCK0 to FRCK5, TIOA1, TIOB0, TIOB1	-	$4t_{CPP}$	-	ns	
		AIN0,AIN1, BIN0,BIN1, ZIN0,ZIN1	-	$2t_{CPP}$	-	ns	




### 11.4.6 Trigger Input Timing

( $T_A$ : Recommended operating conditions,  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0V$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$ , $t_{TRGL}$	INT0 to INT6, INT7*, ADTG0 to ADTG2, RX0, RX1*, TRG0, TRG1,	-	$5t_{CPP}$	-	ns	
				1	-	$\mu s$	At Stop mode

\*: Only available with MB91F583AM/F584AM/F585AM

**Trigger input timing**

**11.4.7 NMI Input Timing**

( $T_A$ : Recommended operating conditions,  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0V$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{NMIL}$	NMIX	-	$4t_{CPP}$	-	ns	

**NMIX input timing**


**11.4.8 Low-voltage Detection (External Low-voltage Detection)**

 (T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V <sub>DP5</sub>	VCC5	-	3.7	-	5.5	V	
Detection voltage	V <sub>DL</sub>	VCC5	*1	-8%	3.9	+8%	V	When power supply voltage falls and detection level is set initially
Hysteresis width	V <sub>HYS</sub>	VCC5	-	-	0.1	-	V	When power supply voltage rises
Low-voltage detection time	T <sub>d</sub>	-	-	-	-	30	μs	
Power supply voltage fluctuation rate	-	VCC5	-	-2	-	2	V/ms	*2

\*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time (T<sub>d</sub>), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

\*2: In order to perform the low-voltage detection at the detection voltage (V<sub>DL</sub>), be sure to suppress fluctuation of the power supply within the limits of the power supply voltage fluctuation rate.

**11.4.9 Low-voltage Detection (Internal Low-voltage Detection)**

 (T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V <sub>RDP5</sub>	-	-	1.1	-	1.3	V	
Detection voltage	V <sub>RDL</sub>	-	*	0.8	0.9	1.0	V	When power supply voltage falls
Hysteresis width	V <sub>RHYS</sub>	-	-	-	0.1	-	V	When power supply voltage rises
Low-voltage detection time	-	-	-	-	-	30	μs	

\*: If the fluctuation of the power supply is faster than the low-voltage detection time, there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

**11.5 A/D Converter**
**11.5.1 Electrical Characteristics**

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub> =5.0V±10%, AV<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Non linearity error	-	-	-4.0	-	+4.0	LSB	
Differential linearity error	-	-	-1.9	-	+1.9	LSB	
Zero transition voltage	V <sub>OT</sub>	AN0 to AN14, AN16 to AN18 <sup>3</sup> , AN19, AN20, AN21 to AN23 <sup>3</sup>	AVRL+ 0.5LSB-20	-	AVRL+ 0.5LSB+20	mV	1LSB= (VFST-VOT)/40 94
Full-scale transition voltage	V <sub>FST</sub>	AN0 to AN14, AN16 to AN18 <sup>3</sup> , AN19, AN20, AN21 to AN23 <sup>3</sup>	AVRH- 1.5LSB-20	-	AVRH- 1.5LSB+20	mV	
Sampling time	t <sub>SMP</sub>	-	0.3	-	12	μs	*1
Compare time	t <sub>CMP</sub>	-	0.7	-	28	μs	*1
A/D conversion time	t <sub>CNV</sub>	-	1.0	-	40	μs	*1
Analog port input current	I <sub>AIN</sub>	AN0 to AN14, AN16 to AN18 <sup>3</sup> , AN19, AN20, AN21 to AN23 <sup>3</sup>	-1.0	-	1.0	μA	V <sub>AVSS</sub> ≤ V <sub>AIN</sub> ≤ V <sub>AVCC</sub>
Analog input voltage	V <sub>AIN</sub>	AN0 to AN14, AN16 to AN18 <sup>3</sup> , AN19, AN20, AN21 to AN23 <sup>3</sup>	AV <sub>SS</sub>	-	AVRH	V	
Reference voltage	AVRH	AVRH0, AVRH1	4.5	-	5.5	V	Avcc ≥ AVRH
	AVRL	AVRL0, AVRL1,	-	0.0	-	V	
Power supply current	I <sub>A</sub>	AVCC0,	-	1.5	2.1	mA	3 units operating
	I <sub>AH</sub>	AVCC1	-	-	25	μA	3 units operating <sup>*2</sup>
	I <sub>R</sub>	AVRH0,	-	3	6	mA	3 units operating
	I <sub>RH</sub>	AVRH1	-	-	4.8	μA	3 units operating <sup>*2</sup>
Variation between channels	-	AN0 to AN14, AN16 to AN18 <sup>3</sup> , AN19, AN20, AN21 to AN23 <sup>3</sup>	-	-	4	LSB	Every 1 unit <sup>*4</sup>

\*1: Time for each channel.

\*2: The Power supply current (V<sub>CC</sub>=AV<sub>CC</sub>=5.0V) is specified if the A/D converter is not operating and CPU is stopped.

\*3: Only available with MB91F583AM/F584AM/F585AM

\*4: Unit0 AN0 to AN7

Unit1 AN8 to AN14

Unit2 AN16 to AN23




**11.5.2 Definition of Terms**

Resolution: Analog variation that is recognized by an A/D converter.

Linearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point ("0000 0000 0000" ↔ "0000 0000 0001") to the full-scale transition point ("1111 1111 1110" ↔ "1111 1111 1111").


Differential linearity error: Deviation of the input voltage from the ideal value that is required to change the output code by 1LSB.



**11.5.3 Notes on Using A/D Converter**

<About the output impedance of the analog input of external circuit>

When the external impedance is too high, the sampling time for analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor (approx. 0.1 μF) to the analog input pin.



**11.6 D/A Converter**

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	10	bit	
Differential linearity error	-	-	-4.0	-	+4.0	LSB	When the analog output voltage is 0.5V to 4.5V

**11.7 Flash memory**
**11.7.1 Electrical Characteristics**

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	200	800	ms	8 Kbyte sector <sup>*1</sup> excluding internal preprogramming time
	-	300	1100	ms	8 Kbyte sector <sup>*1</sup> including internal preprogramming time
	-	400	2000	ms	64 Kbyte sector <sup>*1</sup> excluding internal preprogramming time
	-	700	3700	ms	64 Kbyte sector <sup>*1</sup> including internal preprogramming time
8-bit writing time	-	9	288	μs	Excluding overhead time at system level <sup>*1</sup>
16-bit writing time	-	12	384	μs	Excluding overhead time at system level <sup>*1</sup>
ECC writing time	-	9	288	μs	Excluding overhead time at system level <sup>*1</sup>
Erase cycle <sup>*2</sup> / Data retention time	1,000 cycles/20 years, 10,000 cycles/10 years, 100,000 cycles/5 years	-	-	-	Average temperature T <sub>A</sub> =+85°C <sup>*3</sup>

\*1: The guaranteed value for erase up to 100,000 cycles

\*2: Number of erase cycles for each sector

\*3: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

**11.7.2 Notes**

While the Flash memory is written or erased, shutdown of the external power (Vcc) is prohibited.

In the application system where Vcc might disappear while writing or erasing, be sure to turn the power off by using an external low-voltage detection function.



To put it concretely, after the external power supply voltage falls below the detection voltage ( $V_{DL}^*$ ), hold Vcc at 2.7V or more within the duration calculated by the following expression:


$$T_d^*[\mu s] + (PCLK \text{ cycle}[\mu s] \times 257) + 50[\mu s]$$



\*: See "4. AC characteristics (8) Low-voltage detection (External low-voltage detection)."



## 12. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.












**13. Ordering Information**

Part number	Package*
MB91F583AMGPMC-GTE1 MB91F584AMGPMC-GTE1 MB91F585AMGPMC-GTE1 MB91F583AMHPMC-GTE1 MB91F584AMHPMC-GTE1 MB91F585AMHPMC-GTE1 MB91F583AMJPMC-GTE1 MB91F584AMJPMC-GTE1 MB91F585AMJPMC-GTE1 MB91F583AMKPMC-GTE1 MB91F584AMKPMC-GTE1 MB91F585AMKPMC-GTE1	100-pin plastic LQFP (FPT-100P-M20)
MB91F583ASGPMC1-GTE1 MB91F584ASGPMC1-GTE1 MB91F585ASGPMC1-GTE1 MB91F583ASHPMC1-GTE1 MB91F584ASHPMC1-GTE1 MB91F585ASHPMC1-GTE1 MB91F583ASJPMC1-GTE1 MB91F584ASJPMC1-GTE1 MB91F585ASJPMC1-GTE1 MB91F583ASKPMC1-GTE1 MB91F584ASKPMC1-GTE1 MB91F585ASKPMC1-GTE1	64-pin plastic LQFP (FPT-64P-M24)

\*: For details of the package, see Package Dimensions

## 14. Package Dimensions


100-pin plastic LQFP




(FPT-100P-M20)

Lead pitch	0.50 mm
Package width × package length	14.0 mm × 14.0 mm
Lead shape	Gullwing
Sealing method	Plastic mold
Mounting height	1.70 mm Max
Weight	0.65 g
Code (Reference)	P-LFQFP100-14×14-0.50

100-pin plastic LQFP  
(FPT-100P-M20)





Note 1) \* : These dimensions do not include resin protrusion.  
 Note 2) Pins width and pins thickness include plating thickness.  
 Note 3) Pins width do not include tie bar cutting remainder.



© 2005 -2010 FUJITSU SEMICONDUCTOR LIMITED F100031S-c-3-5

Dimensions in mm (inches).  
Note: The values in parentheses are reference values

<p style="text-align: center;">64-pin plastic LQFP</p>  <p style="text-align: center;">(FPT-64P-M24)</p>	Lead pitch	0.50 mm
	Package width × package length	10.0 × 10.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
	Code (Reference)	P-LFQFP64-10x10-0.50



## 15. Major Changes

Spancion Publication Number: MB91F585AMG\_DS705-00013

Page	Section	Change Results																																																
Revision 1.0																																																		
-	-	Initial release																																																
Revision 2.0																																																		
-	-	<p>The product series name should be corrected.</p> <table border="0"> <tr><td>MB91F585MG</td><td>MB91F585AMG</td></tr> <tr><td>MB91F585MH</td><td>MB91F585AMH</td></tr> <tr><td>MB91F585MJ</td><td>MB91F585AMJ</td></tr> <tr><td>MB91F585MK</td><td>MB91F585AMK</td></tr> <tr><td>MB91F584MG</td><td>MB91F584AMG</td></tr> <tr><td>MB91F584MH</td><td>MB91F584AMH</td></tr> <tr><td>MB91F584MJ</td><td>MB91F584AMJ</td></tr> <tr><td>MB91F584MK</td><td>MB91F584AMK</td></tr> <tr><td>MB91F583MG</td><td>MB91F583AMG</td></tr> <tr><td>MB91F583MH</td><td>MB91F583AMH</td></tr> <tr><td>MB91F583MJ</td><td>MB91F583AMJ</td></tr> <tr><td>MB91F583MK</td><td>→ MB91F583AMK</td></tr> <tr><td>MB91F585SG</td><td>MB91F585ASG</td></tr> <tr><td>MB91F585SH</td><td>MB91F585ASH</td></tr> <tr><td>MB91F585SJ</td><td>MB91F585ASJ</td></tr> <tr><td>MB91F585SK</td><td>MB91F585ASK</td></tr> <tr><td>MB91F584SG</td><td>MB91F584ASG</td></tr> <tr><td>MB91F584SH</td><td>MB91F584ASH</td></tr> <tr><td>MB91F584SJ</td><td>MB91F584ASJ</td></tr> <tr><td>MB91F584SK</td><td>MB91F584ASK</td></tr> <tr><td>MB91F583SG</td><td>MB91F583ASG</td></tr> <tr><td>MB91F583SH</td><td>MB91F583ASH</td></tr> <tr><td>MB91F583SJ</td><td>MB91F583ASJ</td></tr> <tr><td>MB91F583SK</td><td>MB91F583ASK</td></tr> </table>	MB91F585MG	MB91F585AMG	MB91F585MH	MB91F585AMH	MB91F585MJ	MB91F585AMJ	MB91F585MK	MB91F585AMK	MB91F584MG	MB91F584AMG	MB91F584MH	MB91F584AMH	MB91F584MJ	MB91F584AMJ	MB91F584MK	MB91F584AMK	MB91F583MG	MB91F583AMG	MB91F583MH	MB91F583AMH	MB91F583MJ	MB91F583AMJ	MB91F583MK	→ MB91F583AMK	MB91F585SG	MB91F585ASG	MB91F585SH	MB91F585ASH	MB91F585SJ	MB91F585ASJ	MB91F585SK	MB91F585ASK	MB91F584SG	MB91F584ASG	MB91F584SH	MB91F584ASH	MB91F584SJ	MB91F584ASJ	MB91F584SK	MB91F584ASK	MB91F583SG	MB91F583ASG	MB91F583SH	MB91F583ASH	MB91F583SJ	MB91F583ASJ	MB91F583SK	MB91F583ASK
MB91F585MG	MB91F585AMG																																																	
MB91F585MH	MB91F585AMH																																																	
MB91F585MJ	MB91F585AMJ																																																	
MB91F585MK	MB91F585AMK																																																	
MB91F584MG	MB91F584AMG																																																	
MB91F584MH	MB91F584AMH																																																	
MB91F584MJ	MB91F584AMJ																																																	
MB91F584MK	MB91F584AMK																																																	
MB91F583MG	MB91F583AMG																																																	
MB91F583MH	MB91F583AMH																																																	
MB91F583MJ	MB91F583AMJ																																																	
MB91F583MK	→ MB91F583AMK																																																	
MB91F585SG	MB91F585ASG																																																	
MB91F585SH	MB91F585ASH																																																	
MB91F585SJ	MB91F585ASJ																																																	
MB91F585SK	MB91F585ASK																																																	
MB91F584SG	MB91F584ASG																																																	
MB91F584SH	MB91F584ASH																																																	
MB91F584SJ	MB91F584ASJ																																																	
MB91F584SK	MB91F584ASK																																																	
MB91F583SG	MB91F583ASG																																																	
MB91F583SH	MB91F583ASH																																																	
MB91F583SJ	MB91F583ASJ																																																	
MB91F583SK	MB91F583ASK																																																	
2	Features	<p>The features of CR oscillation should be corrected.</p> <p>Oscillation frequency: 100kHz, with frequency accuracy <math>\pm 10\%</math></p> <p style="text-align: center;">↓</p> <p>Oscillation frequency: 100kHz, with frequency accuracy <math>\pm 50\%</math> (pre-trimming)</p>																																																
22	I/O Circuit Type	<p>The specification of "H" level input voltage and "L" level input voltage of FlexRay should be corrected.</p> <p>FlexRay input (0.65Vcc/0.35Vcc)</p> <p style="text-align: center;">↓</p> <p>FlexRay input (0.7Vcc/0.3Vcc)</p>																																																

Page	Section	Change Results
33	Memory Map	The memory map should be corrected. The address of "Reset vector table" and "Interrupt vector table" should be added
54,85	I/O Map Address:00150C <sub>H</sub>	The register name should be corrected.  STMCR00 → STMCR0
54,55,85	I/O Map Address: 00150 E <sub>H</sub> , 001510 <sub>H</sub> , 001511 <sub>H</sub> , 001512 <sub>H</sub> , 001513 <sub>H</sub>	The registers should be deleted. SCS CR0,SCSTR30,SCSTR20,SCSTR10,SCSTR00
63,92	I/O Map Address:00D310 <sub>H</sub>	The initial values of MHDS should be corrected.  -0000000 -0000000 -0000000 10000000 ↓ -0000000 -0000000 -0000000 00000000
104	Electrical Characteristics DC Caharacteristics	The specification of "H" level input voltage of P021-P023,P025-P027 should be corrected.  Min:0.65 ×Vcc ↓ Min: 0.7 × Vcc
105	Electrical Characteristics DC Caharacteristics	The specification of "L" level input voltage of P021-P023,P025-P027 should be corrected.  Max: 0.35 × Vcc ↓ Max: 0.3 × Vcc
111	Electrical Characteristics AC Characteristics Main Clock Timing	The remarks of "CAN PLL jitter" should be deleted.
111	Electrical Characteristics AC Characteristics Main Clock Timing	The specifications of "The Built-in CR oscillation frequency" should be corrected.  Min: 90kHz, Max: 110kHz ↓ Min:50kHz Max:150kHz,
-	-	Company name and layout design change

**NOTE: Please see "Document History" about later revised information.**

## Document History

Document Title: MB91F583AMG/AMH/AMJ/AMK/ASG/ASH/ASJ/ASK,  
MB91F584AMG/AMH/AMJ/AMK/ASG/ASH/ASJ/ASK, MB91F585AMG/AMH/AMJ/AMK/ASG/ASH/ASJ/ASK,  
MB91580M/S Series FR81S, 32-bit Microcontroller Datasheet  
Document Number: 002-04665

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	KOJM	04/18/2014	Migrated to Cypress and assigned document number 002-04665. No change to document contents or format.
*A	5139690	KOJM	03/29/2016	Updated to Cypress template

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a>
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

#### PSoC® Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](http://cypress.com/go/support)

© Cypress Semiconductor Corporation 2013-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.